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SUMMARY
I n recent years High Electron Mobility Transistors (HEMTs) based on the nitride ma-terial system have successfully proven their potential as efficient high-power and high-
frequency devices. While nitride-based HEMTs have been used commercially in the mobile
communication technology for a few years, their optimization for millimeter-wave applica-
tions is still object of present research. Especially the application of nitrides as base ma-
terial system for terahertz-frequency-multiplier-chains is a very promising but until now
barely investigated research topic. The objective of this work is to optimize the standard
process technology for the fabrication of nitride-based HEMTs of the Peter Gru¨nberg
Institute 9 (PGI-9) at the Research Center Ju¨lich to allow for their application in the
millimeter-wave regime. In order to identify performance limiting factors the influence of
sub-100-nm gate lengths and the gate cross sectional structure were experimentally inves-
tigated. Furthermore T-gate processes were developed. In this context the influence of
reactive ion etching with fluorine gases on the electrical properties of the used nitride ma-
terial system was studied. Additionally a chlorine based dry-etch process was developed
for gate-recessing purpose. Advantages and disadvantages of this chlorine-based dry etch
process were compared with the advantages and disadvantages of a second gate-recess ap-
proach, which is based on sputter etching. Fully passivated HEMTs of this work achieved
an extrinsic current-gain cut-off frequency of up to 60 GHz and a maximum frequency of
oscillation of 125 GHz. By means of the developed chlorine-based dry etch process HEMTs
were built, which achieved an extrinsic transconductance of greater than 400 mS/mm, an
extrinsic maximum frequency of oscillation of 105 GHz and an extrinsic current-gain cut-off
frequency of 35 GHz while having a gate length of 370 nm. As an example of a millimeter-
wave application monolithically integrated oscillator structures with a nitride-HEMT as
an active device were designed and fabricated. The oscillators achieved a frequency of
oscillation of 39.9 GHz and an output power of 10 dBm at 13.3 GHz.
KURZFASSUNG
I n den vergangenen Jahren haben High-Electron-Mobility-Transistoren (HEMTs) ba-sierend auf dem Materialsystem der Nitride ihr Potential als effiziente Hochleistungs-
Hochfrequenzbauelemente erfolgreich unter Beweis gestellt. Wa¨hrend auf Nitriden ba-
sierende HEMTs seit wenigen Jahren kommerziell in der Mobilfunk-Kommunikations-
technik eingesetzt werden, ist ihre Optimierung fu¨r Millimeterwellen-Anwendung noch
Gegenstand aktueller Forschung. Insbesondere ist die Anwendung der Nitride als Basis-
materialsystem fu¨r Terahertz-Frequenz-Vervielfacher-Ketten ein vielversprechendes, aber
bisher wenig untersuchtes Forschungsthema. Diese Arbeit hat zum Ziel, die Standard-
Prozess-Technologie des Peter Gru¨nberg Instituts 9 (PGI-9) am Forschungszentrum Ju¨-
lich zur Herstellung von auf Nitriden basierenden HEMTs zu optimieren, um ihren Einsatz
im Millimeter-Wellenbereich zu ermo¨glichen. Um leistungslimitierende Faktoren zu iden-
tifizieren, wurde unter anderem der Einfluss von Gate-La¨ngen unter 100 nm sowie die
Gate-Querschnitts-Struktur untersucht. Weiterhin wurden T-Gate-Prozesse entwickelt.
In diesem Zusammenhang wurde der Einfluss von Reaktivem-Ionen-A¨tzen mit Fluorga-
sen auf die elektrischen Eigenschaften des verwendeten Nitride-Materialsystems unter-
sucht. Des Weiteren wurde ein chlorgas-basierter Trockena¨tzprozess zum Zwecke eines
Gate-Recess entwickelt. Vor- und Nachteile dieses chlorgas-basierten Trockena¨tzprozesses
wurden mit den Vor- und Nachteilen eines zweiten Gate-Recess-Ansatzes verglichen, wel-
cher auf Sputter-A¨tzen basiert. Vollsta¨ndig passivierte HEMTs dieser Arbeit erreichten
eine extrinsische Kurzschlussstromversta¨rkung bis zu einer Frequenz von 60 GHz und eine
extrinsische maximale Schwingfrequenz von 125 GHz. Mit Hilfe des entwickelten chlorgas-
basierten Trockena¨tzprozesses wurden HEMTs gefertigt, welche eine extrinsische Steilheit
von u¨ber 400 mS/mm, eine extrinsische maximale Schwingfrequenz von 105 GHz und eine
extrinsische Kurzschlussstromversta¨rkung bis 35 GHz bei einer Gate-La¨nge von 370 nm er-
reichten. Als Beispiel fu¨r eine Millimeterwellenanwendung wurden monolithisch-integrierte
Oszillatorstrukturen mit einem Nitride-HEMT als aktives Element entworfen und gebaut.
Die Oszillatoren erreichten eine Schwingfrequenz von 39.9 GHz und eine Ausgangsleistung
von 10 dBm bei 13.3 GHz.
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CHAPTER 1
Introduction
I n the first section 1.1 of this introduction the unique properties of the nitride materialin comparison to traditional semiconductors such as silicon are discussed. In this way
the questions should be answered, why the nitride material system has been in the focus
of intense research for more than a decade and still is today. In the subsequent section 1.2
a brief introduction to the challenging field of generating electro-magnetic radiation in the
THz-spectrum is given and the potential of the nitride material system as basis for small,
robust, light and cheap THz-radiation-sources working at room temperature is outlined.
In the end of this introduction the research objectives and the organization of the thesis
are outlined.
1.1 Why nitrides?
The basic binary compound semiconductors of the nitride material system, also referred to
as nitrides, are: gallium nitride (GaN), aluminum nitride (AlN), indium nitride (InN) and
boron nitride (BN), while the latter one is still immature as a semiconductor material [1].
The nitride material system covers a broad range of band gap energies, corresponding to
an optical spectrum reaching from infrared (0.8 eV for InN) to ultra violet (6.2 eV for AlN).
The benefits for optoelectronic applications is obvious because the nitrides cover the whole
optical spectrum and they are direct band gap materials in their basic configurations [1].
The blue Light Emitting Diode (LED), arguably the greatest optoelectronic advance of the
past 25 years [2], nowadays entirely relies on the nitride material system in the commercial
sector, what explains the dominance of the nitrides on today’s optoelectronic market.
State-of-the-art white LEDs, which base on blue LEDs plus phosphor, achieve an efficiency
of around 250 lm/W and hence they outperform the classical light bulb (≈ 16 lm/W) and
fluorescent tubes (≈ 100 lm/W) by far, additionally benefiting from an increased longevity
in comparison to compact fluorescent lights [2, 3].
But also for electronic applications the wide tuning range of the band gap energies of the
nitrides, achieved by changing the material compositions, is beneficial as it allows for high
bulk breakdown voltages on the one hand and for low effective mass and high mobility
on the other hand [1]. Especially the feature of a wide band-gap semiconductor has set
the nitride electronics in the focus of an intense research for more than a decade. Table
1.1 compares inherent material properties of bulk GaN to silicon (Si), gallium arsenide
(GaAs), silicon carbide (SiC) and diamond [4].
Bulk GaN exhibits about the same electron mobility µn and thermal conductivity Θ as
silicon. But the saturation velocity vsat is 2.5 times higher than in silicon and the critical
electric field Ecr, beyond which breakdown occurs, is more than ten times higher in the
case of GaN than for silicon. The high Ecr enables high voltage operation [5] making the
GaN-based Field Effect Transistor (FET) a promising candidate for the next generation
of power electronic switches [6].
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Si GaAs SiC GaN diamond
band gap Eg (eV) 1.1 1.4 3.3 3.4 5.5
permittivity r 11.8 13.1 10 9.0 5.5
electron mobility µn (cm2 V−1 s−1) 1350 8500 700 1200 1900
saturation velocity vsat (107 cm/s) 1.0 1.0 2.0 2.5 2.7
critical electric field Ecr (MV/cm) 0.3 0.4 3.0 3.3 5.6
thermal conductivity Θ (W K−1 m−1 ) 150 43 330 130 2000
JFoM/JFoMSi 1.0 1.3 20.0 27.5 50.4
BFoM/BFoMSi 1.0 14.4 11.9 20.0 82.0
Table 1.1: Material properties of Si, GaAs, SiC, GaN and diamond and their Johnson’s Fig-
ure of Merit (JFoM) and Baliga’s Figure of Merit (BFoM), both normalized to the
corresponding values for silicon, in analogy to references [4, 5].
To reveal the potential, a specific semiconductor material system has for electronic device
applications in principle, it is instructive to evaluate certain figures of merit. A useful
figure of merit bases solely on inherent material parameters, but stresses those parameters
which are expected to be the limit of the ultimate device performance within this material
system. A famous figure of merit is Johnson’s Figure of Merit (JFoM) which is defined
as (vsat · Ecr)/(2pi) and describes the ultimate limit regarding the power-gain and the
high-frequency performance a transistor can achieve in a certain semiconductor material
[7]. Values of the JFoM normalized to the one of silicon JFoMSi are also listed in table
1.1. Additionally Baliga’s Figure of Merit (BFoM) was evaluated for each material system
and the normalized values with respect to silicon are listed in the bottom row of table 1.1.
The BFoM is defined as r · µn · Eg3 and is useful to identify suitable materials for power
switching applications [8]. Both figures of merit, the JFoM and the BFoM, identify GaN
as excellent material for high-power and high-frequency applications, clearly superior over
the traditional semiconductors Si and GaAs.
Indeed, in the last years the GaN material system in combination with the High Electron
Mobility Transistor (HEMT) as the device type of choice has shown record output power
densities of more than 10 W/mm at 40 GHz [9] which is almost one order of magnitude
higher than in any other semiconductor technology at these frequencies [10]. Additionally
amplifiers based on GaN HEMTs generally feature a high Power Added Efficiency (PAE)
due to high operating voltages, what allows to reduce the cooling and heat sinking efforts
for Radio Frequency (RF)-amplifiers and hence allows to reduce weight and related costs
[5]. Consequently, nitride electronics are employed for mobile base stations of the third
and fourth generation, like for instance the Worldwide Interoperability for Microwave
Access (WiMAX) base station based on GaN HEMT technology, presented by Fujitsu
electronics in 2008 [11, 12].
Because of their high-power and high-frequency capabilities RF-circuits based on nitride
transistors are interesting and attractive candidates for replacing classical RF-power-
amplifiers and sources based on Traveling-Wave Tube (TWT) concepts also referred to
as tubes as a short term denotation. The reason for this replacement is that RF-circuits
based on solid-state devices feature low production cost, small size and weight and high
reliability in comparison to the traditional tube-sources [13].
Due to some excellent Direct Current (DC)-characteristics, like current densities in excess
of 2 A/mm, a sub-threshold slope of 68 mV/decade and an Ion/Ioff ratio of > 107, which
were achieved by nitride HEMTs during the last years, nitride-based electronics may also
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be considered to augment today’s highly integrated, Si-based digital electronic [14]. But
so far the outstanding domains of the nitrides are the field of optoelectronics and the field
of high-power and high-frequency electronics. Especially the strong economic perspective
for the nitride optoelectronic market [2] is seen as a leverage for the remainder nitride
electronic industry and research [5].
One of the best ways to conclude this first introducing section was found in the outlook
given by R. Quay in 2008 [1]: ”... III-N opto-electronics will challenge the light bulbs,
while III-N electronics will challenge the electronic equivalent, the tubes.”.
1.2 Nitride electronics and THz-generation
Electromagnetic waves with a frequency in the range of 300 GHz to 3 THz, also referred to
as THz-radiation [15], exhibit some interesting properties: They readily pervade plastic,
paper and textiles, but are strongly absorbed by water and reflected by metal. The wave-
length of THz-radiation is in the range of micrometer to millimeter. The photon energy
associated with THz-radiation achieves a few meV at a maximum, hence electromagnetic
waves in the frequency range of 300 GHz to 3 THz are regarded as non-ionizing. Due to
these properties THz-radiation is considered for many different fields of applications, such
as: communication, radio astronomy, biology and medical science, molecule spectroscopy,
material analysis and industrial applications as well as security technology [16, 17]. To
enter the above mentioned fields of applications on a broad commercial basis, compact,
robust and cheap sensors and sources are required [16, 17], while the most pressing com-
ponent technology development is still seen in the area of sources [15].
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Figure 1.1: Overview of various THz-sources and the related output powers as a function of
frequency in analogy to references [16, 18].
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Figure 1.1 shows a combined and reduced overview of various THz-sources and the related
output powers as a function of frequency in analogy to references [16, 18]. Although figure
1.1 shows the output powers for various source types, a complete overview is not given
at this stage. But figure 1.1 provides enough information to show the general situation
and the variety of approaches to create electro-magnetic radiation around a frequency of
1 THz. Also the output power-frequency dependencies of the various source types may
have been to be modified in the light of an up-to-date literature research. Nevertheless,
the big picture drawn in figure 1.1 is not expected to be much different, if it was drawn
on the basis of a more detailed and larger data set.
According to figure 1.1 the frequency regime below 1 THz is governed by sources based
on tubes and on electronic RF-circuits like indium phosphide (InP) Monolithic Microwave
Integrated Circuit (MMIC)s or other RF-circuits employing a Schottky-diode [19] or a
Resonant Tunneling Diode (RTD) as active device. The frequency regime above 1 THz is
dominated by sources which base on optical technology like p-Ge laser, Quantum Cascade
Laser (QCL) or Difference Frequency Generation (DFG). Only the approaches of photo-
mixing and photoconductive antennas cover a broad spectrum around 1 THz and thus
they successfully bridge the THz-technology gap.
Photo-mixing and photoconductive antennas are today’s most commercially successful
techniques and base on down-conversion from the optical regime or on femto-second pulse-
techniques, respectively [15]. Their disadvantages are relative low output powers of less
than 10−5W and their need for power-hungry lasers which counteracts the objective of
compact, light and cheap THz-source.
High output powers of hundreds of mW in the upper THz-regime can be achieved by using
QCL and p-Ge lasers. A disadvantage of these types of THz-sources is that they require
cryogenic temperatures, if emission in the THz-band is focused. In the case of p-Ge lasers
high magnetic fields of about 1 T have to be applied in addition [20, 21]. For wavelengths
of 5µm and 8.5µm high optical output powers at and above room temperature were
achieved [22]. Also advances toward a silicon-based THz-laser were made during the last
years [23, 24]. But for the THz-band one of the highest operating temperatures of a QCL
is 164 K [25]. The lowest frequency of operation achieved so far is about 1.39 THz [18].
The approach of DFG is a very interesting approach when high-power optical sources
working at room temperature are focused. DFG bases on mixing two coherent infrared
laser beams in nonlinear optical crystals such as GaSe, ZnGeP2 and GaP [26]. Additionally
a design of shoe-box size seems to be feasible [26] making this approach the most promising
one of all optical sources if a high-power, compact and light THz-source working at room
temperature is desired.
Tubes like the klystron, the carcinotron, which is also denoted as Backward-Wave Oscillator
(BWO), the magnetron and the gyrotron offer the highest power and tuning range at sub-
millimeter wave length [15] so far. Output powers may be as high as 200 kW continuous-
wave at 106 GHz or 120 kW pulsed at 375 GHz [27] showing that the curve, which is
associated to tubes in figure 1.1, underestimates their power-frequency dependence. At
1 THz carcinotrons can deliver more than 1 mW of output power [15]. The disadvantage
of tubes is their need for high operating voltages of typical several kV and high magnetic
fields of about 1 T [15, 20], both making these sources bulky and costly.
THz-sources based on solid-state devices seem to be the most promising approach if a
compact and light design working at room-temperature is desired. The basic operation
principle is successive up-conversion of an RF-signal by frequency multipliers in a so-called
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THz-multiplier-chain. As active components two-terminal devices like Schottky-diodes
and RTDs and/or three-terminal devices like the HEMT or the Heterojunction Bipolar
Transistor (HBT) may be considered. Signal generation up to a frequency of 2.7 THz
was achieved by the approach of a THz-multiplier-chain [15]. But THz-multiplier-chains
generally suffer from a strong power-frequency roll-off as depicted in figure 1.1, which
is caused by resistive and reactive losses [15]. Consequently only low output powers are
achieved by up-conversion at the upper THz-spectrum, e.g. 21µW peak power at 1.64 THz
at room temperature [28]. In a sum the available power of THz-radiation which can be
achieved by a THz-multiplier-chain, is limited by three factors:
1. The maximum power which can be delivered by the first stage, i.e. the drive stage of
the chain.
2. The power handling capabilities of the subsequent multiplier-stages.
3. The overall efficiency of up-conversion.
Especially the power handling capabilities of the first few stages of a THz-multiplier-chain
are seen as a constraint [15], which can be beefed by adding multiple devices in series
[29]. A sufficiently high power at the drive stage of 100 mW at 100 GHz can be achieved
by using GaAs-based HEMT power amplifier technology [30]. The initial power of about
100 mW at 100 GHz may be increased by employing an InP HEMT technology leaving
the task for the builders of subsequent multiplier stages to harness this power and design
chips which can handle it without burn-out [30].
Consequently active devices based on the nitride material system are considered as attrac-
tive candidates for building a THz-multiplier-chain, because they are generally regarded
as efficient high-power and high-frequency devices as discussed in section 1.1 of this in-
troduction. Or to put it in other words: To overcome the fundamental challenge of the
power handling capability of the first stages of a THz-multiplier-chain, the semiconductor
material of choice should exhibit the highest JFoM, i.e. the highest power-frequency limit
based solely on material properties. Accordant to table 1.1, this is diamond. From a
practical perspective the material of choice is GaN.
Also if a more concrete example is considered, the choice of GaN as a basis for THz-
multiplier-chain is promising: The first stage of THz-multiplier-chain, presently employed
as local-oscillator in the Herschel Space Observatory [31], is fed with an input signal with
an RF-power of approximately 100 mW at 94−106 GHz. The whole chain delivers 100µW
at 1.2 THz at room temperature [32] meanwhile fulfilling the strict requirements regarding
reliability, size and weight for space equipment. Considering that today’s amplifiers based
on GaN are able to deliver output powers of 842 mW at 88 GHz with a PAE of 14.7% [33],
the potential of a GaN-based RF-source as a first stage of a THz-multiplier-chain becomes
obvious.
1.3 Research objectives
As discussed in the introducing sections 1.1 and 1.2 of this work nitride-based electronics
have a large potential to improve the output power and efficiency of THz-multiplier-chains.
The potential is seen as initial motivation for this work which involves two major tasks:
1. Starting from the standard GaN-HEMT technology of the Peter Gru¨nberg Institute 9
(PGI-9) at the Research Center Ju¨lich, this technology should be optimized in order
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to obtain HEMTs whose RF-performance allows using them for mm-wave applica-
tions, i.e. applications targeting a frequency regime above 30 GHz. The focus is set
on the development of a T-gate process and the development of an appropriate recess
procedure.
2. A monolithically integrated GaN-HEMT-oscillator should be designed and build as
a first investigation with respect to its potential application as driving stage of a
THz-multiplier-chain.
1.4 Organization of the thesis
This thesis is organized as follows:
In chapters 2,3 and 4 some fundamentals of the nitride material system, the HEMT and
the definition of high-frequency figures of merit are outlined, respectively. The objective
of these chapters is to provide a theoretical basis for the subsequent interpretation and
discussion of the results obtained during this work.
Chapter 5 starts with a detailed literature research and discusses strategies for the im-
provement of the RF-performance of GaN-HEMTs.
Chapters 6 and 7 are dedicated to the technology and experimental results of the T-gate
processes and the recessing procedures of this work, respectively.
In chapter 8 the design and the experimental results of GaN-HEMT-oscillators of this
work are outlined.
Chapter 9 concludes this work by summarizing the major results.
Appendix contains in-detail information which is not given in the main chapters of this
work for the sake of clarity.
CHAPTER 2
Nitride Particularities
T he objective of this chapter is to provide a brief overview of some particularities of theIII-N material system in comparison to other semiconductor materials. One major
difference in comparison to the AlGaAs/GaAs material system is the effect of polariza-
tion doping which allows the formation of a Two-Dimensional Electron Gas (2DEG) at
AlGaN/GaN heterojunctions without the need for intentional barrier doping. Another
particularity to be mentioned is the pronounced sensitivity of the 2DEG of AlGaN/GaN
heterostructures to surface trapping effects which leads to the virtual gate effect. Although
the information provided in this chapter generally applies to nitrides in many aspects, the
focus is set on the AlGaN/GaN heterojunction.
2.1 Polarization doping
At room temperature GaN, AlN, and InN crystals are found in the wurtzite structure.
In thin films GaN and InN can also be found in the zincblende structure as depicted in
figure 2.1 while for AlN no stable zincblende phase has been achieved so far [1]. However,
for today’s electronic applications the crystal structure of choice is the wurtzite crystal
structure throughout. The hexagonal geometry of the wurtzite structure lacks a centric
symmetry (cf. figure 2.2), what is a prerequisite for piezoelectric effects to occur in a
crystal. The non-centrosymmetric wurtzite structure in combination with a pronounced
ionic character of the crystal binding lead to strong polarization effects in the III-nitride
semiconductors. These strong polarization effects are an important particularity of the
III-nitride material system, because the absolute values of the piezoelectric constants of
the nitride semiconductors are ten times higher than in conventional III-V semiconductor
and II-VI compounds [1, 34].
Because polarization effects strongly influence the interfaces of the III-nitride semiconduc-
tors, the control of the polarization mechanism is as important as the control of doping
profiles in the silicon Complementary Metal Oxide Semiconductor (CMOS) technology [1].
This is also true in the sense that by means of polarization engineering an electron chan-
nel can be formed at the AlGaN/GaN heterojunction without any intentional doping of
the nitride semiconductor. Changing the amount of free channel electrons by controlling
the polarization fields in the adjacent semiconductor layers is referred to as polarization
doping.
The typical growth direction for nitrides is along the c-axis of the wurtzite structure as
depicted in figure 2.2. GaN layers can either be grown Ga-face or N-face [35]. For Ga-face-
grown material the (0001) crystal axis is perpendicular to the semiconductor surface and
points from substrate to the surface. For N-face-grown material the (0001) crystal axis of
the wurtzite structure is also perpendicular to the surface but it is orientated from surface
to substrate. Whether Ga-face or N-face growth occurs strongly depends on the applied
growth technique, presents of a nucleation layer and/or the specific growth parameter
[35, 36].
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Figure 2.1: Zinkblende crystal structure.
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Figure 2.2: Wurtzite crystal structure.
Two polarization effects have to be considered in the nitride material system: spontaneous
and piezoelectric polarization. Both polarization effects are comparable to each other
regarding their strength and neglecting either of the two components leads to inaccuracies
when determining the electrical properties of the nitride semiconductor [37].
2.1.1 Spontaneous Polarization
The spontaneous polarization P sp occurs along the c-axis of the wurtzite structure as
shown in figure 2.2 and originates from the non-centro-symmetric structure of the wurtzite
crystal. If the direction of polarization vector P is defined to be the (0001) direction, the
values of Psp for all three binary compounds are negative (cf. table A.1 in the appendix).
Hence for a Ga-face layer structure the polarization vector points from surface toward the
substrate.
The value of the spontaneous polarization Psp depends on the composition of the nitride
semiconductor. For example, the value of the piezoelectric polarization of the ternary
AlxGa1−xN compound can be approximated by (2.1) [1].
Psp,AlxGa1−xN = (−0.052 · x− 0.029)C/m2 (2.1)
So for all compositions the polarization points in the (0001¯) direction while the highest
spontaneous polarization is achieved for pure AlN with a value of −0.081C/m2.
2.1.2 Piezoelectric Polarization
In addition to the spontaneous polarization the piezoelectric polarization has to be consid-
ered if the semiconductor layer of interest is subjected to strain. The origin of the piezo-
electric polarization is a displacement of the Ga-sub-lattice to the N-sub-lattice caused
by mechanical stretching and bending. The relation between mechanical deformation and
electrical polarization is established by the piezoelectric constants. Values of the piezo-
electric constants e13 and e33, which are of relevance in this section, are listed in appendix
A.2 for the binary III-N compounds. The value of piezoelectric polarization Ppz along the
c-axis is given by (2.2) [35].
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Ppz = 2 · a− a0
a0
(
e31 − e33 · C13
C33
)
(2.2)
C13 and C33 denote the elastic constants. The parameter a denotes the length along the
hexagonal edge while a0 represents the length of this edge in the unstrained crystal as
depicted in figure 2.2. Values for C13, C33 and a0 of the binary compounds are also listed
in appendix A.2.
The corresponding values for the ternary compound nitrides are typically found by linear
interpolation of the values of the binary compounds [35, 1]. For AlxGa1−xN the term
(e31 − e33 · C13/C33) is always negative over the whole range of compositions. Thus,
according to (2.2) the piezoelectric polarization is negative for tensile (a > a0) and positive
for compressive strained AlxGa1−xN barriers [35]. Therefore spontaneous and piezoelectric
polarization of AlxGa1−xN point in the (0001¯) direction, if the layer is subjected to tensile
strain, and hence both add up to the total polarization in a constructive way. If the
AlxGa1−xN layer is subjected to compressive strain, P pz will counteract P sp.
2.2 AlGaN/GaN heterojunction and channel formation
Two conditions have to be fulfilled to form an electron channel at a nitride heterojunction
[1]:
1. A fixed positive interface charge must be present at the interface based on the overall
polarization.
2. The band gap of the semiconductor, to where the electrons are driven, must be
smaller than the band gap of the other layer.
In this work only the single AlGaN/GaN heterojunction is of interest. Its situation is
depicted in figure 2.3. Because the growth of an AlGaN barrier layer on a relaxed GaN
buffer layer causes tensile strain in the AlGaN layer there is also a piezoelectric component
to the total polarization of the barrier layer. The net interface charge at the AlGaN/GaN
heterojunction σint is the difference of the two adjacent polarizations and hence given by
(2.3). Because Psp,GaN − (Psp,AlGaN + Ppz,AlGaN ) > 0 the first condition is fulfilled.
σint = Psp,GaN − (Psp,AlGaN + Ppz,AlGaN ) (2.3)
Also the second condition is fulfilled as GaN exhibits a lower band gap than AlGaN ternary
compound. At the AlGaN/GaN interface the conduction band Ec builds a notch referred
to as quantum well, whose shape can be considered as triangular in a good approximation
[38]. Figure 2.4 shows a sketch of the conduction band structure for a Ga-face grown
AlGaN/GaN heterojunction [39]. As depicted in figure 2.4 the notch of the conduction
band reaches below the Fermi-potential Ef . Thus the electrons which are attracted by the
positive, but fixed, interface charge σint will settle in the quantum well and form a 2DEG.
Because the 2DEG formation occurs without applying an external voltage, the resulting
transistor structure is a normally-on device, also referred to as Depletion-mode (D-mode)
device (cf. chapter 3).
Because the material used for many experiments of this work features an AlN spacer
layer between the AlGaN barrier and the GaN buffer layer, the resulting conduction band
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Figure 2.4: Sketch of the conduction band
structure of a Ga-face grown
AlGaN/GaN heterojunction with
and without an AlN spacer layer
according to [39].
structure is also drawn in figure 2.4. Compared to the AlGaN/GaN heterostructure with
the same Al mole fraction the heterostructure with the AlN spacer layer provides a better
confinement of the channel electrons due to the peak in the conduction band structure
as shown in figure 2.4. Because the AlN spacer suppresses the carrier penetration from
the channel into the AlGaN barrier, the electron transport is less prone to alloy disorder
and/or interface roughness scattering. The result is an improved mobility for structures
with a spacer layer [40, 41, 42, 43]. Additionally the insertion of an AlN spacer layer may
increases the sheet carrier concentration due to the strong polarization-induced charge
caused by the large lattice mismatch between AlN and GaN [44]. In this way sheet carrier
concentrations of up to 5 ·1013 cm−2 have been achieved in AlN/GaN heterojunctions [45].
By choosing the AlN spacer thickness to be 1.63 nm the potential energy in the AlGaN
barrier layer is not expected to vary with distance [46] and stays constant at about 1.1 eV
as sketched in fig. 2.4. So with the help of an AlN spacer the sheet carrier concentration
ns becomes less dependent on the AlGaN barrier thickness [39]. A potential drawback
caused by the introduction of an AlN spacer layer may be long-term reliability problems
originated from the strong built-in electrical field [39].
2.3 Trapping effects and virtual gate effect
A semiconductor typically exhibits a certain density of defects which disturb the ideal
lattice structure of the crystal. Defects are caused by atomic dislocations, interstitials and
incorporation of impurities while the latter one is referred to as doping if the incorporation
happens on purpose. Especially the semiconductor surface has a high density of defect
states due to the abrupt disruption of crystalline lattice structure. Accordingly, also het-
erojunctions and interfaces are potential locations of defects due to the mismatch in lattice
constants of the two adjacent crystals. Defect states may be charged and discharged dur-
ing generation and recombination processes in the semiconductor, leading to temporarily
ionized impurities. The process of charging and discharging of defect and surface states is
also referred as trapping, the associated states are referred to as trap states.
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In the GaN material system the surface states and/or defects play an much more important
role on device performance than in other III-V compounds like GaAs due to the high
polarization-induced charges in the III-N compounds [1, 39] and the effect of polarization
doping as described in section 2.1. Possible locations of defects in the GaN material system
are depicted in figure 2.5 and listed below according to reference [1]:
1. Surface traps at the source and drain access region [47, 48, 49, 50, 51].
2. Barrier bulk traps [50].
3. Traps at the barrier-buffer interface [52].
4. Buffer bulk traps [48, 53].
5. Traps at the nucleation-buffer and nucleation-substrate interface.
Defects located close to the channel are expected to have a stronger impact on device
performance than traps in the vicinity of the substrate and the nucleation layer [54]. Es-
pecially the surface and the buffer traps and their impact on microwave power performance
were subject of intense research in the last decade [55, 56, 51]. This intense research was
motivated by the observation that many AlGaN/GaN HEMTs only achieved RF output
powers which were less than it was expected on basis of their DC-characteristic [39]. Sur-
face [50] and buffer traps [56, 48] were found to cause the drain current under non-static
conditions to lag behind its corresponding static values and thus leading to the observed
RF-DC dispersion in microwave performance.
Figure 2.5: Possible location of defects and
traps for AlGaN/GaN HEMTs in
analogy to references [54, 1].
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Figure 2.6: Trapping effects in the gate-drain
access region leading to the vir-
tual gate according to reference
[49].
An important trapping phenomenon for AlGaN/GaN HEMTs is the so-called virtual gate
effect [49]. As discussed in section 2.1 the negative channel charge of the 2DEG is caused by
a net positive interface charge σint at the AlGaN/GaN junction. Consequently, a negative
polarization charge σsur settles near the surface as depicted in figure 2.3. These negative
polarization charges again are compensated to achieve charge neutrality by donor like
surface states which are considered to be the origin of the free channel charge [57]. However,
in the presence of high electric fields gate electrons reach the surface and neutralize the
donor states as shown in figure 2.6. The trapping of gate electrons reduces the channel
charge and eventually depletes it [47], i.e. acting as a virtual gate. In this way the gate
depletion region is clearly extended beyond the actual dimensions of the gate metalization.
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The virtual gate effect can have tremendous impact on device performance because it might
well spread up to a micron across the semiconductor surface [58]. Beside this increase of
effective gate length, a bias-dependent drain resistance can be expected under operational
conditions [59], severely degrading the RF-performance [60].
2.4 Summary
In this chapter two particularities of nitride electronics, the effect of polarization doping
and the virtual gate effect as a special surface trapping mechanism, are described. Both
effects strongly determine the behavior and performance of nitride electronics. Especially
the dispersion and trapping effects like the virtual gate effect will have a detrimental
impact on the RF-performance and the microwave power performance of nitride HEMTs,
if their negative impact is not reduced by appropriate surface treatments and/or material
growth.
CHAPTER 3
High Electron Mobility Transistor
T his chapter should provide an overview of the basic operation principles of the HEMT.
3.1 Names and history
The basic concept of the HEMT was introduced 1978 by Dingle et al. [61]. In their con-
cept Dingle et al. describe how electrons from remote donors located in a higher band gap
material are transferred to an adjacent lower gap material. Both adjacent semiconductors
form a heterojunction with a triangular well at its interface, which confines the electrons
in 2DEG. Because the 2DEG is separated from the ionized donors this technique signifi-
cantly reduces ionized impurity scattering and thus results in a high electron mobility and
saturation velocity. Because the technique of Dingle et al. is also referred to as modula-
tion doping the HEMT is also called Modulation Doped Field Effect Transistor (MOD-
FET). Focusing on the 2DEG the designation Two-Dimensional-Electron-Gas Field Effect
Transistor (TEGFET) is also convenient. Other labellings are Separately-Doped-Field Ef-
fect Transistor (SEDFET) or Selectively Doped Heterojunction Transistor (SDHT) or just
Heterojunction Field Effect Transistor (HFET). If the barrier layer, e.g. made of AlGaAs,
is undoped the resulting structure is comparable to a MOS structure and the resulting FET
maybe referred to as Heterostructure Insulated Gate Field Effect Transistor (HIGFET)
[62]. The first working HEMT was presented by Mimura et al. in 1980 [63]. In 1994 the
first AlGaN/GaN HEMT was shown by Khan et al. [64].
3.2 Charge control model
The charge control model describes the behavior of charge in the HEMT as a function
of an externally applied field from the gate electrode [65]. The gate electrode in contact
with the barrier layer of the material stack builds a Schottky-diode. By the means of this
Schottky-barrier the 2DEG sheet charge concentration ns can be effectively controlled by
a variation of the gate potential VG [66] what is schematically depicted in fig.3.1. If the
barrier layer is doped the reverse-biased Schottky-diode forms a space charge region within
the barrier layer [67]. In this way the depleted barrier is not able to conduct charge in
parallel to the 2DEG channel and hence the formation of a parasitic Metal Semiconductor
Field Effect Transistor (MESFET) is avoided. If proper HEMT operation is achieved, the
barrier layer forms an insulator between the gate electrode and the channel. Thus the basic
operation principles of a HEMT resemble those of a silicon Metal Oxide Semiconductor
Field Effect Transistor (MOSFET) [65], where the barrier layer corresponds to the oxide
in this analogy.
Generally the ns-VG dependence of a FET is non-linear [69] due to the dependence of
the Fermi-potential Ef on the sheet carrier concentration ns [66]. These nonlinearities
in the ns versus VG dependence of a FET show up strongly in the characteristics of the
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device, making elaborated charge control models necessary in order to simulate the FET
accurately [68]. According to reference [68] three ns-VG nonlinearities have to be considered
in the case of a HEMT, schematically illustrated in figure 3.2. These nonlinearities are
referred to as Gradual Pinch-off (GP), Gradual Saturation (GS) and the Sub-Threshold
behavior (ST), where the GS nonlinearity is unique to HEMTs and not present in other
FETs [68].
However, commonly a simple ns-VG dependence as given by (3.1) is assumed [66, 65, 70, 39].
ns(VG) =

e · (d+ di + ∆d)(VG − Vth) (3.1)
c0 =

d+ di + ∆d
(3.2)
The elementary charge constant is given by e, d is the barrier layer thickness and di is the
thickness of the spacer layer.  represents the average dielectric constant of the barrier
and spacer layer. ∆d is the mean distance of the 2DEG from the heterojunction, also
referred to as effective thickness of the 2DEG [71]. ∆d has its origin from the fact that the
Fermi-level is a function of the gate potential [72]. Typically ∆d is about 6.8 nm to 8 nm
for heterojunctions in the GaAs material system [72, 70] and 2 nm to 4 nm in the case
of GaN [39]. As ∆d is only a slowly varying function of ns [66] the channel capacitance
per unit area c0, given by (3.2), depends only weakly on ns. Hence (3.1) establishes an
approximately linear relationship between ns and VG, which is the basis for the derivation
of the basic HEMT equations.
3.3 Charge transport
In addition to the charge control model a description of the electron transport in the
channel as a function of the applied electric field E is needed in order to model the
behavior of the device. In general the steady-state electron transport in a FET is described
by three main quantities [73, 74]: the low-field mobility µn, the peak velocity vpeak and
the saturation velocity vsat, which determines the electron velocity at very high electric
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fields. In addition to the dependence on the applied electric field the carrier velocity
is a strong function of the sheet carrier concentration ns, the temperature T and the
particular scattering mechanisms, which apply. For the nitride semiconductors GaN, AlN
and InN phonon scattering is considered as the most important scattering mechanism [75]
at room temperature. For low ns impurity scattering and piezoacoustic scattering has
to be considered while for high ns interface roughness scattering is expected to cause a
degradation in mobility [35].
The resulting steady-state electron velocity as function of the applied field v(E) can be
determined by the means of Monte Carlo simulations. On the basis of Monte Carlo simula-
tions Farahmand et al. [76] developed a v(E) model for binary and ternary wurtzite-phase
nitrides given by (3.3).
v(E) =
µn · E + vsat ·
(
E
Ec
)n1
1 + a ·
(
E
Ec
)n2
+
(
E
Ec
)n1 (3.3)
µn denotes the low-field mobility which depends on temperature T and the doping density
[76]. The parameter Ec, a, n1 and n2 are listed for various material compositions in
reference [76]. The variable E denotes the magnitude of the electric field in the channel
direction, i.e. the x-direction as indicated in figure 3.1. Figure 3.3 depicts the mobility
profiles for GaN, InN, and AlN according to (3.3) with parameters taken from reference
[76]. InN achieves a steady-state peak velocity of about 3.2 · 107 cm/s at about 65 kV/cm.
The steady-state peak velocity of GaN is achieved at about 220 kV/cm and is about
2.9 ·107 cm/s. AlN reaches a steady-state peak velocity of about 2.3 ·107 cm/s at a critical
field of about 430 kV/cm. Similar v(E)-profiles are obtained by another group [77, 75].
One major difference between references [77, 75] and reference [76] is that the steady-state
peak velocity of GaN is expected to occur at a lower electrical field, i.e. 140 kV/cm instead
of 220 kV/cm.
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For the derivation of analytical equations describing the basic HEMT behavior the v(E)-
model according to (3.3) is not suitable. Hence a simplified model is assumed for the
derivation [66, 72, 79] and it is given by equations (3.4) and (3.5).
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v(E) =
µnE
1 + E/Ec
(3.4)
vsat = µn · Ec (3.5)
In the simple v(E)-model (3.4) the parameter Ec denotes the critical field at which the
carrier velocity v attains half its saturation value. The simple v(E)-model does not ap-
proximate velocity-field profiles with a pronounced peak velocity vpeak as depicted in figure
3.3 well. However, for device modeling the charge transport at the AlGaN/GaN hetero-
junction [80, 81, 82] or AlGaN/AlN/GaN [83, 78] is of relevance if the HEMT as device
type is focused. Figure 3.4 shows experimental data for the electron velocity as a function
of applied electric field E taken from reference [78]. Additionally the simple v(E)-model is
plotted in figure for µn = 1100 cm2/Vs and vsat = 1.1 · 107 cm/s. The resulting parameter
Ec is 10 kV/cm. The simple v(E)-model approximates the experimental data [78] well as
for E > 40 kV/cm the relative error does not exceed 5 percent.
The aforementioned steady-state electron transport is expected to dominate the perfor-
mance of devices with dimensions greater than 0.2µm [75]. Electron velocities up to
10 · 107 cm/s are predicted for transient electron transport, also referred to as velocity
overshoot effects. But so far the experimental data according to literature lack observed
velocity overshoot effects in nitride HEMTs [84]. Discrepancies between experimental data
and prediction on basis of simulation are attributed to two major sources [75]: uncertainty
in the material properties and uncertainties in the underlying physics. Lower than ex-
pected device performance may be attributed to off-equilibrium phonons or so called hot
phonons [78, 83]. Self-heating of the device causes an increase in lattice temperature and
consequently degrade the electron transport properties [85].
3.4 Basic equations of DC operation
For the derivation of the basic HEMT equations a linear ns-VG relation ship according to
(3.1) is assumed. Additionally it is assumed that the velocity of the carriers is independent
of ns and VG and can be described according to a simple field-dependent-mobility model,
given by (3.4). Furthermore the contribution of the gate leakage current to the drain
current ID is neglected so that ID equals the source current. Let V (x) denote the channel
potential with the x coordinate as indicated in figure 3.1, the expressions (3.6) and (3.7)
are derived for the drain current ID.
ID = e · ns(VGS) · v(E) ·W (3.6)
=
µnc0W · (VGS − Vth − V (x)) · dV (x)dx
1 + 1Ec
dV (x)
dx
(3.7)
LG and W denote the gate length and the total gate width, respectively. The channel
charge is conserved due to the lack of generation and recombination processes. Under DC
operation, i.e. steady state conditions, there is no time dependence of the channel charge
and hence charge conservation and the continuity equation imply a constant ID along the
x axis, i.e. ∂ID(x)∂x = 0 [72]. Hence integration of (3.7) from x = 0 to x = LG reveals (3.8):
3.4. Basic equations of DC operation 23
ID
(
1 +
VDS
LGEc
)
= µnc0
W
LG
(
(VGS − Vth)VDS − VDS
2
2
)
(3.8)
3.4.1 Saturation drain current
When the drain current saturates due to the saturation of the carrier velocity, ID becomes
constant, i.e. dIDdVDS = 0. Setting the derivative
dID
dVDS
to zero reveals the expression for the
drain-source voltage for which ID saturates as given by (3.9) [66, 79].
VDS,sat =
√
(LGEc)
2 + 2(LGEc)(VGS − Vth)− (LGEc) (3.9)
With (3.8) and (3.9) the expression for the saturated drain current ID,sat is obtained.
ID,sat =
µnc0W
LG
· (LGEc)
2
2
(√
1 +
2(VGS − Vth)
(LGEc)
− 1
)2
(3.10)
=

µnc0W
2LG
· (VGS − Vth)2 , long-channel (LGEc →∞)
vsatc0W · (VGS − Vth) , short-channel ((VGS − Vth)  LGEc)
(3.11)
Typical Vth values for normally-off AlGaN/GaN HEMTs are in the range of −10 V [86]
to −0.14 V [87] depending on barrier thickness and composition. LG might be as low as
30 nm [88]. Ec might be considered to be 10 kV/cm according to the discussion in section
3.3.
3.4.2 Transconductance
The intrinsic mutual transconductance under drain current saturation gm,sat =
∂ID,sat
∂VGS
is
gm,sat =
µnc0W
LG
· (LGEc) ·
(
1−
(
1 +
2(VGS − Vth)
(LGEc)
)−1/2)
(3.12)
=

µnc0W
LG
· (VGS − Vth) , long-channel (LGEc →∞)
vsatc0W , short-channel ((VGS − Vth)  LGEc)
(3.13)
3.4.3 Gate capacitance and transit time parameter
Let QCH denote the channel carrier stored charge then the gate capacitance can be defined
as CGS = ∂QCH/∂VGS . A detailed analysis in [66] reveals (3.14) for CGS under saturation
condition.
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CGS =

2
3
c0LGW , long-channel (LGEc →∞)
c0LG,effW , short-channel ((VGS − Vth)  LGEc)
(3.14)
LG,eff = LG + LGD and hence LG,eff considers any channel region of length LGD next
to the gate metalization toward the drain side, which is still influenced by the electrical
field of the gate electrode. LGD itself is be assumed to be proportional to the gate-channel
separation (d+ di + ∆d) [89].
The introduction of the quantity QCH leads to the definition of the intrinsic transit time
parameter τt given by (3.15)
τt =
∂QCH
∂ID
=
∂QCH/∂VGS
∂ID/∂VGS
=
CGS
gm
(3.15)
For short channel devices for which velocity saturation occurs throughout the channel
including the external region LGD the parameter τt becomes:
τt =
CGS
gm,sat
=
c0LG,effW
vsat · c0 ·W =
LG,eff
vsat
(3.16)
Hence τt represents the average time the charge needs to pass the effective gate length,
i.e. the average transit time [65]. A quantity which is directly related to the transit time
parameter τt is the intrinsic transit frequency fτ = 12piτt =
vsat
2piLG,eff
[90].
The saturated velocity model for short channel devices according to (3.16) is a borderline
case which assumes that all electrons under the gate travel at saturation velocity vsat. If
this most efficient mode of operation could by achieved the drain current ID would equal
vsat
LG
· QSV where QSV denotes the channel charge moving according to the saturation
velocity model, i.e. moving with vsat. Since vsat is an upper limit for the electron velocity
there is also some charge moving at lower velocity and hence current continuity requires
that an additional charge Q∆GC has to be modulated. Q∆GC achieves its maximum at the
source side of the gate as here is low electric field region in comparison to the high electric
field region at the drain side of the gate. Additionally parasitic charge in the barrier layer
QBL might also be modulated by the in the gate electrode. The modulated excess charges
Q∆GC and QBL degrades the performance of the HEMT which is typically accounted for
by the introduction of a factor η ≤ 1 called Modulation Efficiency (ME) defined by (3.17)
[91, 70, 92].
η =
∂QSV
∂(QSV +Q∆GC +QBL)
(3.17)
Hence the ideal expression for the intrinsic transit frequency fτ can be augmented by the
introduction of the ME leading to (3.18).
fτ =
(
vsat
2piLG,eff
)
· η (3.18)
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3.5 Access resistances and their influences on DC parameters
So far (3.6) to (3.16) of this chapter are only related to the intrinsic device, because the
source and drain access resistances are not considered. But the current flow through the
access region causes voltage drops and hence the voltages at the intrinsic device differ from
those externally applied at the metal contact pads.
Figure 3.5 shows the current flow from the intrinsic device though the source access region
to the metal pad which builds the source contact. Two resistances contribute to the
total source contact resistance RS . The first contribution is the semiconductor material
between ohmic contact and intrinsic device. Its contribution is R · dSGW where R is the
sheet resistance of the semiconductor and dSG is the distance between source contact and
the intrinsic device. The second contribution originates from the contact resistance Rc
itself. For the determination of Rc the metal-semiconductor junction may be modeled by
a single transmission line structure as shown in figure 3.5 if metal layer, semiconductor
layer and interface are considered to be homogeneous.
0
□ SG □ x 
c  x
SGc
0
0
Figure 3.5: Schematic cross-sectional view of
the ohmic contact and the access
region. A single TLM structure is
depicted as equivalent circuit.
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Figure 3.6: Current flow under a ohmic con-
tact metalization. R = 350 Ω,
ρc = 5.0 ·10−6 Ω·cm2, Lc = 10µm
are assumed.
Applying the single Transmission Line Model (TLM) the current under the ohmic contact
as a function of x, i.e. I(x), can be described by (3.19) [93],
I(x) = I0 · cosh(γ · x)− U0√
R ρc
·W · sinh(γ · x) (3.19)
where the real constant γ =
√
R
ρc
corresponds to the propagation constant of RF-
transmission line models. The parameter ρc denotes specific contact resistance. In figure
3.6 the normalized current I(x)/I0 is plotted as a function of x for typical material pa-
rameters. Additionally the linear approximation for I(x)/I0 for x = 0 is plotted in figure
3.6. The linear approximation of I(x)/I0 intersects the x axis at LT = 1coth(γ·Lc)·γ , where
LT is the characteristic transfer length. In a distance of 3 · LT from the origin about 95
% of the current have commutated from the semiconductor to the ohmic metalization, as
depicted in figure 3.6.
The contact resistance Rc itself is defined as input resistance to the TLM structure, i.e.
Rc = U0I0 . Considering that the current flowing in x-direction through the semiconductor
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has to be zero at the end of the ohmic metalization, i.e. I(x = Lc) = 0, the contact
resistance Rc is given by (3.20)
Rc =
√
R ρc
W
· coth(γ · Lc) (3.20)
By choosing Lc sufficiently large, e.g. Lc > 3 · LT , the contact resistance Rc becomes
independent from Lc and depends only on the width W . With coth(γ · Lc) ≈ 1 for
γ · Lc  1 a simple form for Rc is given by (3.21).
Rc ·W =
√
R · ρc = ρc
LT
(3.21)
Consequently the total source resistance RS for a HEMT under DC operation is given by
(3.22)
RS = Rc +R · dSG
W
=
1
W
(
√
R · ρc +R · dSG) (3.22)
with analog considerations for the drain resistance RD. If velocity saturation effect in
the semiconductor region can be neglected [94], RS and RD are linear ohmic resistors
which are only dependent on the width W and the material/contact properties according
to (3.22).
The impact of RS and RD on the DC behavior is typically accounted for by (3.23) and
(3.24).
VGS,ext = VGS +RS · ID (3.23)
VDS,ext = VDS + (RS +RD) · ID (3.24)
Insertion of (3.23) and (3.24) to 3.8 results in a quadratic equation in ID which can be
solved numerically in order to study the impact of RS and RD on the output characteristic.
Figure 3.7 shows a typical output characteristic of a HEMT and the influence of the access
resistances on it. While an increase in RS causes an increase in the on-resistance and a
reduction in the maximum drain current, the resistance RD has only impact on the on-
resistance, but not the maximum drain current.
It follows from (3.23) and (3.24) that the extrinsic DC transconductance gm,ext is given
by (3.25)
gm,ext =
gm
1 + gm ·RS + gd · (RS +RD) (3.25)
≈ gm
1 + gm ·RS (3.26)
with gm = ∂ID∂VGS as intrinsic mutual transconductance and gd =
∂ID
∂VDS
as intrinsic drain
transconductance [72]. Typically gd  (RS +RD)−1 is assumed and the simple expression
(3.26) is commonly used [95, 94, 96]. The impact of a non-zero source resistance on the
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der saturation condition.
transconductance is depicted in figure 3.8. As can been seen in figure 3.8 the source access
resistance RS reduces the transconductance in comparison to its intrinsic value.
It is important to note that RS also affects the extrinsic gate-source capacitance CGS,ext =
∂QCH
∂VGS,ext
such that CGS,ext = CGS(1+gm·RS) [90, 66, 69, 95]. Hence a change in the extrinsic
transit time τt,ext =
CGS,ext
gm,ext
= CGSgm is not expected in the context of this model if RS
is altered. This is because the described model neglects the feedback mechanism caused
by the gate-drain capacitance. A model which accounts for the gate-drain capacitance is
described in section 5.3.
3.6 Small signal Y-parameter
The DC current-voltage dependencies discussed in 3.4 characterize the HEMT as non-
linear device. Hence in circuit applications, where the transistors terminal voltages toggle
between two extreme values, the transistor characteristics change drastically during the
transient. But if the voltage changes represent only small perturbation in the vicinity of
a fixed bias point (VGS ,VDS), the current response is a linear combination of these small
voltage changes according in a first order approximation, given in (3.27).
ID(VGS + v˜gs, VDS + v˜ds) ≈ ID(VGS , VDS) + ∂ID
∂VGS
· v˜gs + ∂ID
∂VDS
· v˜ds (3.27)
Sinusoidal perturbations of the applied voltages are of particular interest, i.e. v˜gs = vgs·ejωt
and v˜ds = vgs · ejωt with vgs and vds as complex phasors and ω as radian frequency being
equal to 2pi · f .
Modeling the HEMT as two-terminal device with the gate and source electrode being port
1 and the drain and source electrode being port 2 the small-signal sinusoidal relationship
between the current and voltage phasors at the ports are given by (3.28).
[
ig
id
]
=
[
Y11 Y12
Y21 Y22
] [
vgs
vds
]
(3.28)
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ig and id are the phasors of the sinusoidal small-signal gate current and drain current,
respectively. Ymn with m,n ∈ (1,2) in (3.28) denote the small-signal Y-parameter for the
common source configuration of the HEMT.
In contrast to the discussion of the DC operation of a HEMT in 3.4 a full time dependent,
i.e. non-static, analysis of the HEMT is challenging. Even if the following assumptions
regarding the device operation are made:
• Free channel charge is conserved and hence continuity equation holds, i.e. no combi-
nation or recombination processes.
• Simplified charge control model according to (3.2) is valid.
• Current flow is governed by the drift equation with a constant mobility µn, i.e.
velocity saturation is neglected.
the analysis already results in a second-order nonlinear partial differential equation which
can only by solved numerically [72]. Nevertheless, if a harmonic time dependence is as-
sumed an analytical solution is possible and given in [72]. If higher order terms of the
solution are neglected the small-signal Y-parameter for the common source configuration
can be found to be:
Y11,qs ≈ jω(Cgs + Cgd) (3.29)
Y12,qs ≈ −jωCgd (3.30)
Y21,qs ≈ gm − jωCdg (3.31)
Y22,qs ≈ gd + jω(Cgd + Csd) (3.32)
The values of the capacitances Cgs, Cgd, Cdg and Csd can be determined from a quasi-static
analysis [72] and hence (3.29) to (3.32) are also referred to as quasi-static Y-parameter.
Considering higher order terms of the analytical solution presented in [72] in order to
increase the accuracy of the small-signal model reveals:
Y11 + Y12 ≈
(
Ri +
1
jωCgs
)−1
(3.33)
−Y12 ≈ jωCgd (3.34)
Y22 + Y12 ≈ gd + jωCsd (3.35)
Y21 − Y12 ≈ gm(1 + jωτ) (3.36)
The important difference between the quasi-static model ((3.29) to (3.32)) and the more
accurate one given by (3.33) to (3.36) is the introduction of the element Ri, referred to as
channel resistance. Equations (3.33) to (3.36) are the basis for the intrinsic small-signal
equivalent circuit shown in figure 3.9. This intrinsic small-signal equivalent circuit can
also be found in [97, 98, 99, 60, 100] while the dependence gm(τ) varies upon the different
publications.
In order to model the environment of the device the intrinsic small-signal equivalent circuit
it is extended by a parasitic Z- and Y-shell [101, 102] which are also shown in figure 3.9.
The elements of the parasitic Z- and Y-shell are referred to as extrinsic elements and are
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Figure 3.9: Small-signal equivalent circuit of a FET.
generally considered to be independent of the applied bias condition. As shown in figure
3.10 the capacitances Cpgs, Cpds and Cpgd are associated with the pad metalization. Their
values can be obtained from an electrostatic analysis [72] and they range in the order of a
few fF to about 30 fF for typical pad layouts [101, 103, 92].
Generally the elements of the intrinsic part are considered to be bias-dependent in contrast
to the extrinsic elements which are considered to be bias-independent [39, 98, 104]. How-
ever, it should be emphasized that especially the values of Rs and Rd in the small-signal
model might well be bias-dependent due to velocity saturation effects in the extrinsic
device [94]. In this sense a simple linear model for access resistances of a HEMT as
discussed in 3.5 might not be adequate [94] and the differential source and drain access
resistance Rs and Rd have to be considered instead [103]. In a consequence the widely
used Cold-FET/Hot-FET extraction method, which determines the extrinsic elements of
the small-signal model at zero drain bias, has to be reconsidered [99]. This is especially
true for HEMTs in the AlGaN/GaN material system as in this case the Cold-FET-values
for Rs and Rd might dramatically differ from those values determined under operating
bias [105, 60], as also discussed in chapter 2 of this work.
3.7 Summary
This chapter discusses the basic models which govern the DC and small-signal behavior of a
HEMT. By the means of the presented models the HEMT behavior and characteristics can
be linked to the specific device geometry like for instance gate length LG and to the material
parameters like the saturation velocity vsat. Beside the simple description of fundamental
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Figure 3.10: Lumped elements of the small-signal equivalent circuit associated to the cross-
sectional structure of a HEMT.
device behavior the specific assumptions made for each model are emphasized in this
chapter. In this way it is possible to discuss limits of application of the presented models.
Although the models presented may be augmented to model the device performance more
accurately they provide a helpful starting point to give first order estimates on the impact
of the various design parameters on the device performance.
CHAPTER 4
High-Frequency Figure of Merits
T he high-frequency performance of a device embedded in a circuit environment can beas dependent on the circuit environment as on the device itself [65]. Therefore an
appropriate high-frequency figure of merit should be inherent to the device and not an
artifact of its environment. Thus a device figure of merit should abstract from the specific
circuit environment to a reasonable degree and it should be invariant to some changes in
the circuit environment [106]. Typically high-frequency transistors are characterized by
different power gains which are obtained from network-analyzer measurements. Different
assumptions about the circuit environment, in which the device might be embedded, lead
to different definitions of power gains and as a consequence to different high-frequency
figures of merit. This chapter outlines the relevant figures of merit by which a transistor
can be characterized regarding its high frequency properties. The focus is set on the two
most commonly used high-frequency figures of merit, which are the current-gain cut-off
frequency fT and the maximum frequency of oscillation fmax.
4.1 Characterization of two-port networks by scattering-parameters
Field effect transistors are generally considered as three-terminal1 devices [107] with the
terminals gate (G), source (S) and drain (D). If the FET is biased in a common source
configuration then the resulting terminal pairs gate-source and drain-source build a two-
port network. Two-port networks are unambiguously described by 2×2 matrix of network
parameters (cf. e.g. [108]). Commonly the network parameters are given as admittance-
parameters (Y-parameters), impedance-parameters (Z-parameters) or Hybrid-parameters
(H-parameters).
In order to determine a set of Y-parameters or Z-parameters, by measurement one port
of the network has to be terminated with an short or an open, respectively. But in
practice a port can not be shunted properly with an open or an short at high-frequencies.
For example, the measurement of the complex Y-parameters is only applicable up to
100 MHz [109]. The measurement of the Scattering-parameters (S-parameters) does not
require open or short terminations and therefore they are nowadays commonly utilized for
the high-frequency characterization of two-port networks [27]. In the case of scattering
parameters the ports of a network are shunted with a reference impedance.
The case of a two-port is depicted in figure 4.1 with the reference impedances Z01 and Z02.
Typically Z01 = Z02 = Z0 = 50 Ω is chosen, but the definition of scattering parameters
generally allows for an arbitrary complex impedance Z0. The Device Under Test (DUT) is
stimulated with incident power waves am=1,2 and the reflected waves bn=1,2 are observed.
The corresponding S-parameters are defined as Sn1 = bna1 |a2=0 and Sn2 = bna2 |a1=0 with
n = 1, 2. Network-parameters and S-parameters are strictly related to certain reference
1For integrated MOSFETs the bulk terminal has to be considered as a fourth terminal
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Figure 4.1: Small-signal equivalent circuit of a FET.
planes which define the device boundaries and separate it from its environment. Network-
parameters and S-parameters are unambiguously related to each other. The relations
between S-parameters and Y-parameters and S-parameters and Z-parameters for a N-port
network are given by (4.1) and (4.2) [110].
Y¯ = (E − S)(E + S)−1 S = (E − Y¯ )(E + Y¯ )−1 Y¯ ,S ∈ CN×N (4.1)
Z¯ = (E + S)(E − S)−1 S = (Z¯ −E)(Z¯ +E)−1 Z¯,S ∈ CN×N (4.2)
The matrix S denotes the scattering-matrix containing the S-parameters Sm,n with m,n =
1 . . . N . E is the corresponding unity matrix. The matrices Y¯ and Z¯ denote the normal-
ized admittance- and impedance-matrix, respectively. The normalized Y-parameters are
related to the Y-parameters by Y¯mn =
√
Z0m
√
Z0n Ymn with Z0n as reference impedance
of the n-th port. In analogy Z¯mn =
√
Z0m
−1√
Z0n
−1
Zmn relates the normalized Z-
parameters to the Z-parameters.
The H-parameters are usually only defined for a 2-port network. Hence the unambiguous
relation between H-parameters and S-parameters lacks a general N-port-expression as in
the case of Y- and Z-parameters (cf. (4.1) and (4.2)). Therefore the relevant relations
between S-parameters and H-parameters are listed in table 4.1. Hmn with m,n = 1, 2
denote the H-parameters whereas H¯mn denote the normalized parameters.
4.2 Stability of a two-port network
The Maximum Stable Gain (MSG) and the Maximum Available Gain (MAG) are two
common figures of merit to characterize a device regarding its high-frequency properties
[27]. But the definition of MSG and MAG is strongly related to the stability factor K after
J. M. Rollet [111]. Therefore it is necessary to define the stability of a two-port network
4.2. Stability of a two-port network 33
Table 4.1: Relation between S-parameters and H-parameters for a two-port network.
(
S11 S12
S21 S22
)
←→
(
H11 H12
H21 H22
)
S11 =
(H¯11−1)(H¯22+1)−H¯12H¯21
(H¯11+1)(H¯22+1)−H¯12H¯21 H¯11 =
(1+S11)(1+S22)−S12S21
(1−S11)(1+S22)+S12S21 H¯11 =
1
Z01
H11
S12 = 2H¯12(H¯11+1)(H¯22+1)−H¯12H¯21 H¯12 =
2S12
(1−S11)(1+S22)+S12S21 H¯12 =
√
Z02√
Z01
H12
S21 = −2H¯21(H¯11+1)(H¯22+1)−H¯12H¯21 H¯21 =
−2S12
(1−S11)(1+S22)+S12S21 H¯21 =
√
Z02√
Z01
H21
S22 =
(H¯11+1)(1−H¯22)+H¯12H¯21
(H¯11+1)(H¯22+1)−H¯12H¯21 H¯22 =
(1−S11)(1−S22)−S12S21
(1−S11)(1+S22)+S12S21 H¯22 = Z02H22
in advance. A linear two-port network, as depicted in figure 4.1, is called unconditionally
stable if the input-admittance Yin and the output-admittance Yout are passive, if the output
and input port are shunted with any passive output load YL or YS , respectively. So the
condition for a linear two-port network to be unconditionally stable is given by [112]
∨
YS , YL with Re{YS}, Re{YL} > 0 (4.3)
=⇒ Re{Yin} = Re
{
Y11 − Y21Y12
Y22 + YL
}
> 0 (4.4)
=⇒ Re{Yout} = Re
{
Y22 − Y21Y12
Y11 + YS
}
> 0 (4.5)
The conditions (4.3) to (4.4) are necessary and sufficient for the unconditional stability
of a linear two-port network, if a special class of networks, i.e. reciprocal with negative
resistances, is excluded from the set of linear two-ports [113, 109]. Especially the conditions
are valid in case of linear two-port representing three-terminal devices, which is the relevant
case in this thesis.
It is more convenient to discuss the stability in terms of S-parameters. Considering that
the relation between a reflection coefficient Γi is related to the corresponding normalized
admittance Y¯i by Γi = (1 − Y¯i)(1 + Y¯i)−1, which is the bilinear transform defining the
Smith-Chart, the condition for unconditional stability in terms of S-parameters are [109]:
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∨
ΓS ,ΓL with |ΓS |, |ΓL| < 1 (4.6)
=⇒ |Γin| =
∣∣∣∣S11 + S12S21ΓL1− S22ΓL
∣∣∣∣ < 1 (4.7)
=⇒ |Γout| =
∣∣∣∣S22 + S12S21ΓS1− S11ΓS
∣∣∣∣ < 1 (4.8)
The conditions (4.6) to (4.8) express that any incident wave ai at port one or port two
causes a corresponding reflected wave bi at the same port which is less or equal in mag-
nitude than |ai|, no matter what shunt is chosen for the termination of the other port.
In the case a unilateral two-port device, i.e. S12 = 0, the conditions for |Γin| and |Γout|
simplify to |Γin| < |S11| and |Γout| < |S22|.
It may be shown, e.g. in [112], that the conditions for unconditional stability (4.4) and
(4.5) are met if the conditions (4.9) and (4.10) are met.
K(Y ) =
2Re{Y11}Re{Y22} −Re{Y21Y12}
|Y21Y12| > 1 (4.9)
Re{Y11} > 0 and Re{Y22} > 0 (4.10)
The factor K of (4.9) is called the Rollet stability factor. Its invariants to certain two-port
modification are discussed in reference [111] by Rollet. Due to its invariants the Rollet
stability factor K does not just define the boundary between unconditional and conditional
stability but may be seen as more fundamental property of a linear two-port in the same
sense as Mason’s U is an inherent two-port figure of merit (cf. section 4.5). Although the
presented considerations regarding linear two-port stability might lead to slightly different
definitions of stability factors, like for instance the Stern stability factor, the Rollet stability
factor K is the one which is nowadays commonly and almost exclusively used [109]. The
analog criteria to (4.9) to (4.10) in terms of the more common S-parameters are given by
(4.11) to (4.12) [114, 115, 113].
K(S) =
1− |S11| − |S22|+ |∆|2
2|S21S12| > 1 (4.11)
|∆| = |S11S22 − S12S21| < 1 (4.12)
4.3 Power gain definitions
The various gain definitions basically differ from each other in that sense that some def-
initions refer to the absorbed power of a network port, but especially the most relevant
definitions, like the MAG, refer to the available power of the source PS,av or the available
power of one of the two network ports, i.e. P1,av or P2,av, respectively. So it is neces-
sary for the definition of several high-frequency gains to define the available power of a
high-frequency source in advance [107], what is done in appendix A.1.
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4.3.1 Operating power gain
The operating power gain G as function of the S-parameters is defined by (4.13) [27, 112].
G =
transferred power from port 2 to the load
transferred power from the source to port 1
=
PL
P1
=
1
1− |Γin|2
|S21|2 1− |ΓL|
2
|1− ΓLS22|2 (4.13)
The operating power gain depends only the S-parameters of the amplifier and the load,
characterized by the reflection coefficient ΓL. How well an amplifier-load combination
makes use of available source power PS,ab is not indicated by operating power gain. In this
way one might think of an amplifier-load combination with a certain G which delivers less
power to the load than it would be achieved by the means of directly matching the load
to the source. Therefore it is meaningful to relate a power gain definition to the available
power of a source as it is done for the transducer power gain definition in the following.
4.3.2 Transducer power gain
The transducer power gain GT is defined as (4.14) [27, 112].
GT =
transferred power from port 2 to the load
available power of the source
=
PL
PS,av
=
1− |ΓS |2
|1− ΓinΓS |2
|S21|2 1− |ΓL|
2
|1− S22ΓL|2
(4.14)
Although the definition GT is related to the PS,av this does not imply that in the definition
of GT the matching condition ΓS = Γin∗ is fulfilled. In the special case, where the matching
condition is satisfied, the transducer power gain GT equals the operating power gain G
[27].
4.3.3 Unilateral transducer power gain
The transducer power gain GT becomes the unilateral power gain GTU , if in (4.14) the
feedback from port 2 to port 1 is neglected by setting S12 = 0. Hence the definition of the
unilateral transducer power gain is given by (4.15) [39].
GTU =
PL
PS,av
∣∣∣∣
S12=0
=
1− |ΓS |2
|1− S11ΓS |2
|S21|2 1− |ΓL|
2
|1− S22ΓL|2 (4.15)
4.3.4 Available power gain
The available power gain GA is defined by (4.16) [27, 112]
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GA =
available power of port 2
available power of the source
=
P2,av
PS,av
=
1− |ΓS |2
|1− S11ΓS |2
|S21|2 1
1− |Γout|2
(4.16)
TheGA equalsGTU if the load and port 2 are accidentally matched. All the gain definitions
G, GT , GTU and GA consider the environment of active two-port network. Hence they are
only conditionally useful to characterize a device regarding its high frequency properties,
but important in the field of amplifier design. Nevertheless, their definition directly lead to
the definition of the maximum unilateral transducer power gainGTU,max and the maximum
available gain MAG, which solely depend on the S-parameters of the active two-port and
hence are important high-frequency figures of merit for device characterization.
4.3.5 Maximum unilateral transducer power gain
The maximum unilateral transducer power gain GTU,max is derived from the definition
of GTU by the assumption that the source and the load are matched to the unilateral
two-port. Hence the definition of the GTU,max is defined by (4.17) [39].
GTU,max = GTU |ΓS=S11∗,ΓL=S22∗ =
1
1− |S11|2
|S21|2 1
1− |S22|2
(4.17)
The GTU,max is barely used as high-frequency figure of merit in literature. However,
because GTU,max solely depends on the S-parameters, it is also a useful quantity to char-
acterize a device with respect to its high-frequency properties and hence it is listed in this
chapter for the sake of completeness.
4.4 Maximum stable gain and maximum available gain
The MAG originates from the available power gain GA if it is additionally assumed that
the source reflection factor ΓS is matched to the port 1 reflection factor Γ1. In this case
the source and the load reflection factors are optimally chosen and are referred to as ΓS,opt
and ΓL,opt. But only if the two-port network is unconditionally stable (cf. section 4.2)
input and output can be matched to the source and load simultaneously [112]. Hence the
MAG is only defined for |K| > 1 [27]. This is way it is common to express the MAG as a
function of K.
MAG = GA|ΓS=ΓS,opt,ΓL=ΓL,opt =
∣∣∣∣S21S12
∣∣∣∣ (K −√K2 − 1) (4.18)
At the boundary of stability the MAG becomes the maximum stable gain MSG.
MSG = MAG|K=1 =
∣∣∣∣S21S12
∣∣∣∣ (4.19)
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Because K only depends on the S-parameters, MAG and MSG do and therefore they are
typical quantities to characterize a device regarding its high frequency properties. Fig 4.2
shows the various relevant gains as function of frequency for a HEMT build in this work.
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Figure 4.2: High frequency power gains for a AlGaN/GaN HEMT processed in this work.
4.5 Unilateral power gain and maximum frequency of oscillation
In this section the unilateral power gain GU is defined and its origin as fundamental
parameter of a linear two-port is discussed. The definition of GU directly leads to the
definition of the maximum frequency of oscillation fmax.
4.5.1 Unilateral power gain
In his 1954 publication [116] S. J. Mason discussed that the quantity U = U(Z), defined
by (4.20) and also referred to as GU in this work, is invariant to lossless reciprocal four-
port embeddings of the linear two-port network which may be described by a impedance
matrix Z [106].
GU =
|Z12 − Z21|2
4(Re{Z11}Re{Z22} −Re{Z12}Re{Z21)) =
|det(Z −ZT )|
det(Z +Z∗)
(4.20)
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It is possible to transform an active two-port network characterized by Z into a unilateral
two-port network Z ′ by the means of a lossless reciprocal four-port embedding. According
to the definition of GTU in section 4.3 unilateralization is achieved if Z ′12 = 0. Due to the
invariance of Mason’s U the quantity U(Z) equals U(Z ′). In this sense Mason’s U is a
figure of merit intrinsic to the device as it is Rollet’s K. Because the quantity U equals
the MAG of the unilateralized two-port network, i.e. U(Z) = MAG(Z ′) [27], MAG(Z ′)
is also the definition of the unilateral power gain GU . Of course GU maybe expressed in
terms of S-parameters [114, 106]:
U =
|S12 − S21|2
det(I − SS∗) =
1
2
∣∣∣S12S21 − 1∣∣∣2
K
∣∣∣S12S21 ∣∣∣−Re(S12S21) (4.21)
TheGU is one of the most fundamental figures of merit which is used in the characterization
of a three terminal device.
4.5.2 Maximum frequency of oscillation
The frequency f at which GU (f) becomes unity is defined as maximum frequency of
oscillation fmax [27]. Sometimes fmax is also defined as the frequency at which the MAG
becomes unity [117]. In practice the difference is of minor relevance and diminishes if the
transistor is unilateral. In this thesis the definition (4.22) is used.
GU (f)|f=fmax = 1 = 0 dB (4.22)
fmax is an important figure of merit because it indicates the highest frequency at which a
device can amplify the power of a signal [65].
4.6 Short-circuit current-gain cut-off frequency
As fmax, the definition of the short-circuit current-gain cut-off frequency fT bases on a
gain definition. The forward current gain of a two-port device with the output short-
ened is denoted by the hybrid-network parameter H21. The frequency at which this gain
extrapolates to one is the quantity fT [65].
|H21(f)|2
∣∣∣
f=fT
= 1 = 0 dB (4.23)
|H21| in dB is defined as 20 · log10(|H21|) = 10 · log10(|H21|2) in contrast to the power gains
defined in this chapter whose dB definition is 10 · log10(value of the gain). Consequently
the magnitude squared of H21, i.e. |H21|2, has to be extrapolated with a slope of -20 dB
per decade as it is done for the various power gain depicted in figure 4.2. It should be
noted that fT > fmax or fT 6 fmax is possible depending on device particularities [65].
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4.7 Summary
In this chapter the most relevant high frequency figures of merits fT and fmax are defined
for the use in this work and they are discussed in the context of basic two-port theory.
However, these figures have to be related to the HEMT small-signal equivalent circuit, dis-
cussed in chapter 3, in order to be able to identify the physical elements of the FET which
effect the high-frequency performance as indicated by fT and fmax. Having established
these relationships it is possible to discuss design strategies with the objective to improve
the high-frequencies properties of the HEMTs, as it is done in section 5.3 of chapter 5.
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CHAPTER 5
Present Research Status and Optimization Approaches
T his chapter begins with a detailed literature research regarding AlGaN/GaN HEMTsand their RF-performance achieved in the past decade. In this way this chapter pro-
vides the following: First of all an overview of the present research status as known from
literature is given. In this way this chapter sheds light onto the question what performance
results can be expected when AlGaN/GaN HEMTs are optimized for high frequency appli-
cations. Secondly, by relating RF-performance results indicated by fT and fmax to critical
device dimension like the gate length LG and the barrier thickness tbarrier one can extract
certain design rules and technology steps which are necessary during an RF-performance
optimization of AlGaN/GaN HEMTs. Additionally optimization approaches based on ba-
sic HEMT-models are discussed. In a sum this chapter outlines what improvements are
necessary taking the standard HEMT-technology of our institute as starting point.
5.1 Literature research
In order to get an overview of the present research status of AlGaN/GaN HEMTs and their
RF-performance a detailed literature research was conducted. The results of this research
are listed in table 5.1 which contains the most relevant design parameters extracted from
literature. The basis of the table 5.1 was the table given in reference [118] which contains
eighteen relevant entries found in literature up to the year 2007. This work extends
the table given in reference [118] in both dimensions. In comparison to reference [118]
additional information as fmax and the fmax/fT ratio are given. Especially this work
differs between as-measured and deembedded results as indicated by the deemb-column of
table 5.1. In cases where a clear declaration of the S-parameters as extrinsic or deembedded
could not be found a dash is placed. Also in cases where pieces of relevant information
are not given in the specific publication a dash is set in table 5.1.
The latter analysis in this chapter focuses on RF-results based on extrinsic S-parameters.
Although deembedding and parameter extraction are common methods to obtain physical
properties like the saturation velocity vsat of the intrinsic device [119, 120, 103] at the
end of the day the device has to perform in a circuit environment and so the extrinsic
parameters are the relevant ones. In order to keep a large data base all references in table
5.1 which do not explicitly declare their data as deembedded are considered to present
extrinsic RF-data. However, it should be noted that such a proceeding might lead to
wrong conclusions. For example, the publications [121] and [122] obviously base on the
same data set. But only in the version [121] the RF-data are declared as deembedded while
the version [122] relates the same RF-results to ”on-wafer S-parameter measurements”.
Additionally it should be emphasized that literature data often refer to the best specific
research results. Reference [123] gives a good idea of how large the difference between best
and average results might be: The average fT is 40 GHz and 60 GHz and the best fT is
55 GHz and 80 GHz for HEMTs with an LG of 250 nm and 150 nm, respectively.
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No. fT LG tb LG/tb fT · LG passiv. dSD fmax fmax/fT deemb. ref.
1 181 30 11.3 2,7 5,4 SiN 2,0 186 1,03 yes [88]
2 145 30 11.3 2,7 4,4 SiN 2,0 161 1,11 no [88]
3 102 35 27.0 1,3 3,6 SiON 2,0 – – yes [124]
4 110 35 27.0 1,3 3,9 SiON 1,5 – – yes [124]
5 110 50 24.0 2,1 5,5 none 2,0 140 1,27 no [125]
6 107 60 5.5 10,9 6,4 SIN – 160 1,50 no [126]
7 163 60 11.3 5,3 9,8 SiN 2,0 192 1,18 yes [127]
8 152 60 13.2 4,5 9,1 SiN 2,0 173 1,14 yes [128]
9 190 60 9.0 6,7 11,4 SiN 2,0 241 1,27 yes [129]
10 70 60 – – 4,2 none 1,1 300 4,29 yes [130]
11 63 60 – – 3,8 none 1,1 270 4,29 no [130]
12 43 70 36.0 1,9 3,0 none 1,6 100 2,33 – [131]
13 160 70 14.0 5,0 11,2 none 2,0 200 1,25 yes [132]
14 81 70 30.0 2,3 5,7 SiN 1,5 190 2,35 – [119]
15 86 75 19.5 3,8 6,5 SiN 2,0 122 1,42 no [133]
16 102 85 20.0 4,3 8,7 SiN – – – – [134]
17 81 90 30.0 3,0 7,3 SiN 1,5 187 2,31 no [135]
18 163 90 – – 14,7 SiN – 185 1,13 – [136]
19 153 100 13.0 7,7 15,3 none – 230 1,50 – [137]
20 90 100 13.0 7,7 9,0 SiN – – – – [100]
21 85 100 11.5 8,7 8,5 SiN 2,1 210 2,47 – [138, 139]
22 70 100 15.0 6,7 7,0 SiN – 41 0,59 – [140, 141]
23 83 100 19.5 5,1 8,3 SiN 1,0 123 1,48 no [133]
24 48 100 18.0 5,6 4,8 none 7,0 75 1,56 yes [142]
25 75 100 20.5 4,9 7,5 SiN 1,0 125 1,67 yes [143]
26 101 120 30.0 4,0 12,1 none 2,0 155 1,53 yes [144]
27 102 120 25.0 4,8 12,2 none 2,0 133 1,30 no [121]
28 121 120 25.0 4,8 14,4 none 2,0 162 1,35 yes [121, 122]
29 65 120 15.7 7,6 7,8 SiN – – – no [120]
30 103 130 14.0 9,3 13,4 none 2,9 170 1,65 – [145]
31 74 150 25.0 6,0 11,1 SiN – – – no [146]
32 79 150 35.0 4,3 11,9 none 2,6 124 1,57 – [147]
33 70 150 10.7 14,0 10,5 SiN 1,7 135 1,93 – [148]
34 80 150 24.0 6,3 12,0 none 2,0 120 1,50 no [123]
35 70 160 12.0 13,3 11,2 SiN – 100 1,43 – [9]
36 130 160 12.0 13,3 20,8 none – 170 1,31 – [9]
37 52 170 30.0 5,7 8,8 SiON 3,3 – – – [149]
38 92 180 20.0 9,0 16,6 SiN 0,6 102 1,11 – [150]
39 55 200 20.0 10,0 11,0 none 1,5 – – no [151]
40 35 200 20.0 10,0 7,0 none 5,5 – – no [151]
41 50 200 20.0 10,0 10,0 none 1,7 92 1,84 no [152]
42 75 230 17.0 13,5 17,3 SiN – – – – [153]
43 67 250 20.0 12,5 16,8 none 2,0 126 1,88 no [154]
44 61 250 20.0 12,5 15,3 SiN 2,0 89 1,46 no [154]
45 82 250 20.0 12,5 20,5 SiN 0,6 103 1,26 no [155]
46 52 250 20.0 12,5 13,0 SiN 2,0 85 1,63 no [155]
47 40 250 20.0 12,5 10,1 SiN 2,1 86 2,14 no [156]
48 66 250 25.0 10,0 16,5 none 2,0 – – yes [121]
49 55 250 24.0 10,4 13,8 none 2,0 100 1,82 no [123]
50 23 250 27.5 9,1 5,8 SiON 5,0 70 3,04 – [157]
51 37 290 29.0 10,0 10,7 none – – – no [158]
52 37 300 16.0 18,8 11,1 SiN 4,8 55 1,49 no [159]
53 43 300 25.0 12,0 12,8 SiN – – – no [146]
54 25 500 – – 12,7 none – 40 1,59 – [160]
55 21 500 15.0 33,3 10,5 SiN – 34 1,62 – [140, 141]
56 24 700 29.5 23,7 16,8 SIN – 45 1,88 – [161]
57 20 700 31.3 22,4 14,0 none – 56 2,80 – [162]
58 19 750 25.0 30,0 14,4 SiN – – – no [146]
59 15 1000 33.0 30,3 15,0 none 3,0 24 1,60 – [163]
60 14 1000 25.0 40.0 13,5 SiN – 35 2,60 – [164]
61 14 1300 20.0 65,0 18,3 none – – – no [165]
62 14 1300 20.0 65,0 17,8 none – – – no [166]
63 8 2000 30.0 66,7 15,2 none 6,0 24 3,11 – [167]
64 13 2000 20.0 100,0 25,6 none 6,0 46 3,59 – [167]
65 10 2000 10.0 200,0 19,2 none 6,0 38 3,94 – [167]
Table 5.1: Parameters of AlGaN/GaN HEMTs obtained from literature research sorted by LG.
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5.2 Evaluation of literature research
5.2.1 First general observations
To get a first overview the values for fT in table 5.1 are plotted as function of the gate length
LG and the barrier thickness tbarrier as shown in figure 5.1 and figure 5.2, respectively.
The triangular data points correspond to fT values based on deembedded S-parameters.
First of all figure 5.1 shows the well-known fact that high fT is only achieved for short
gate lengths, as expected from basic theory (cf. section 3.4). The highest values for fT
in figure 5.1 correspond to deembedded data. Hence the highest extrinsic fT achieved
for AlGaN/GaN HEMTs is 163 GHz so far. Also ultra short gate length devices with
LG = 30 nm do not exceed 145 GHz when the extrinsic data are considered. Down to a gate
length of about 100 nm a clear improvement of fT with a reduction of LG is observed. For
gate lengths less than 100 nm this trend saturates as depicted in figure 5.1. The deviation
of the fT -performance of these GaN HEMTs with very short gate length from an ideal
1/LG behavior is attributed to increased effect of parasitic capacitance and resistances
including the effective gate length [10].
A first design rule which can be extracted from figure 5.1 is that the LG has to be reduced
to 160 nm or less in order to surpass the 100 GHz border line. Considering that so far
the standard HEMT technology was employed to fabricate gate lengths down to 300 nm
[168, 74], the need for optimizing the gate lithography becomes apparent. A source drain
spacing of 3µm or less is another feature which all AlGaN/GaN HEMTs with fT >
100 GHz have in common according to table 5.1. If reference [145] is not considered, a
source-drain spacing of 2µm or less seems to be necessary to surpass the 100 GHz border
line. The devices which exhibit the shortest source-drain spacings in table 5.1 also achieve
excellent figures of merits. While the HEMT with fmax = 300 GHz described in [130]
employs a source-drain spacing of 1.1µm, the HEMT featuring an source-drain spacing of
0.6µm due to a self-aligned technology as described in reference [155] achieves a fT · LG
product of more than 20 GHz·µm. Because the mask layout of standard HEMT technology
employs source-drain spacings of greater or equal 3µm, an optimization of the ohmic-
contact-lithography is expected to be necessary, if a high RF-performance is desired.
Even more instructive than the simple fT -LG plot shown in figure 5.1 is the fT -tbarrier-
dependence in figure 5.2. Neglecting the fT values based on deembedded data the highest
fT value for all AlGaN/GaN HEMTs with a barrier thicker than 15 nm is 110 GHz in-
dependent of the employed LG. Thus, in order to achieve much higher fT values than
100 GHz a thin barrier of a thickness less than 15 nm is required. This can be achieved in
two different ways:
1. The barrier layer of the as-grown material is already thin.
2. The barrier layer has to be thinned locally by an adequate etching procedure, i.e. a
local recess has to be performed.
In fact these two options mirror the two main approaches which pushed the RF-performance
of AlGaN/GaN device to record values in last years. The first approach is predominantly
applied by Higashiwaki et al. [129, 126, 127]. Palacios et al. were the first who followed
the second way of a local recess most successfully in combination with other strategies
[100, 162, 137]. However, both approaches come at cost of some technology effort. While
the first approach requires an appropriate passivation scheme like Catalytic - Chemical Va-
por Deposition (Cat-CVD) [129], the second one requires a low-damage recess-procedure
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Figure 5.1: Current-gain cut-off frequencies fT of AlGaN/GaN HEMTs as function of gate-length
LG obtained from literature. Triangular markers correspond to deembedded values.
[169], typically achieved with a Reactive Ion Etching (RIE) tool featuring a BCl3 or a Cl2
chlorine chemistry [170, 171]. The first approach of a thin as-grown barrier was not in-
vestigated in this work. The recessing approaches developed and investigated in this work
are discussed in more detail in chapter 7. In a sum figure 5.2 shows the need for a thin
or thinned barrier if AlGaN/GaN HEMTs with fT  100 GHz are desired. Although this
work focuses on AlGaN/GaN it should be mentioned at this point that InAlN structures
with a barrier thickness below 10 nm are feasible and maybe part of future investigations
which require a thin barrier.
5.2.2 Short-channel effects and gate-barrier aspect ratio
Short-channel effects are the sum of effects in which a device with short gate length deviates
from its counterparts with a long gate length. One common short channel effect is that
the LG · fT product will fall when LG is reduced. The main origin of this effect is a loss
of channel control in the case of short gate length. The gate electrode of long channel
device is modeled by a parallel plate capacitor whose electrodes are the gate and the sheet
electron charge, both separated by the thickness of the barrier layer tbarrier (cf. section
3.2 in chapter 3). If the aspect ratio LG/tbarrier is large enough, fringing fields can be
neglected. If the gate length is reduced so that the aspect ratio LG/tbarrier becomes small,
the simple parallel plate capacitor model is not applicable anymore, because the actual
gate capacitance looses its dominance above the fringing field capacitances and the other
parasitic capacitance [172].
Accordingly it is instructive to study the dependence of the LG · fT product on the
LG/tbarrier aspect ratio for various literature values. As shown in figure 5.3 there is a
clear trend of a falling LG ·fT -product with a reduced LG/tbarrier aspect ratio. This trend
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Figure 5.2: Current-gain cut-off frequencies fT of AlGaN/GaN HEMTs as function of barrier
thickness tbarrier obtained from literature. Triangular markers correspond to deem-
bedded values.
also holds for the deembedded S-parameters. Two data points in figure 5.3 are situated off
the trend as they exhibit an fT ·LG product greater than 20GHz ·µm. In a sum there are
only three entries in table 5.1 whose fT ·LG product is greater than 20GHz ·µm. Number
36 and 64 in table 5.1 refer to recessed device, what supports the need for a thin or thinned
barrier layer. Number 45 of table 5.1 refers to one of the first self-aligned AlGaN/GaN
HEMTs which exhibit a very short source-drain spacing of only 0.6µm. In this sense entry
45 of table 5.1 indicates the importance of the source and drain access region on fT .
One way to relate LG and tbarrier to the current-gain cut-off frequency fT is discussed in
reference [118]. As outlined in section 5.3 the fT is in a good approximation equal to the
intrinsic transit frequency fτ . Additionally in section 3.4 fτ is defined as 12piτ =
vsat
2piLG,eff
with LG,eff = LG +LGD. Thus, a good approximation for extrinsic fT of a short channel
HEMT is given by (5.1).
fT =
veff
2piLeff
=
veff
2pi(LG + LGD)
(5.1)
where vsat has been replaced by an effective saturation velocity veff to give a further
degree of freedom to adopt the intrinsic device parameter to the measured fT . Although
expression (5.1) is already vague due to two effective parameters, its structure is useful to
model and explain the observed non-linearity in figure 5.3. Assuming that LGD is constant
for various LG a linear dependence of (fT · tbarrier)−1 on LG/tbarrier can be expected given
by (5.2) [118].
1
fT · tbarrier =
2pi
veff
·
(
LG
tbarrier
)
+
2pi
veff
· LGD
tbarrier
(5.2)
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Figure 5.3: fT · LG-product of AlGaN/GaN HEMTs as function of the LG/tbarrier aspect ratio
obtained from literature. Triangular markers correspond to deembedded values.
Fig. 5.4 shows the dependence of (fT · tbarrier)−1 on LG/tbarrier for various AlGaN/GaN
HEMTs. The results of a linear fit are given as inset in figure 5.4. For the linear fit only
devices with LG less than 300 nm and devices whose data base on extrinsic S-parameters
are considered, so that the model by (5.1) is applicable. With the results obtained from
this linear fit analytical expression for fT · LG dependence on LG/tbarrier can be derived
and is given as inset in figure 5.3. Additionally a similar expression as given in [118] can
be derived for fT given by (5.3).
fT =
17.0 GHz · µm
LG + 5.5 tbarrier
(5.3)
Although the analysis given in [118] reveals sightly different values for (5.3) , i.e. 19.8 GHz
instead of 17.0 GHz and a factor 5.1 instead of 5.5, this equation clearly emphasizes the
importance of an adequate vertical device scaling when short gate lengths are employed.
Equation (5.3) also shows that a simple 1LG -scaling-rule is not applicable for deep-sub-
micrometer AlGaN/GaN HEMTs what is also stated in reference [10]. Attention has to
be paid on the effective gate LG,eff which is given by (5.4) according to the analysis in this
chapter. The proportionality of LG,eff to tbarrier is in accordance with the fundamentals
as discussed in section 3.4.
LG,eff = LG + 5.6 tbarrier (5.4)
5.2.3 Maximum frequency of oscillation and current-gain cut-off frequency
In order to get an overview of the achievements regarding fmax and its dependence on
fT the fmax-values of various AlGaN/GaN HEMTs according to table 5.1 are plotted as
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Figure 5.4: (fT · tbarrier)−1 as function of the LG/tbarrier aspect ratio for AlGaN/GaN HEMTs
from literature research. Triangular markers correspond to deembedded values.
function of fT in figure 5.5. According to references [130, 173, 72] fmax is approximately
proportional to
√
fT . Based on this theory a fitting described by (5.5) is also shown in
figure 5.5. For the fitting only non-deembedded data points are considered. According to
(5.9) the factor 75.4 GHz corresponds to an Rg · Cgd time constant of 0.176 ps.
fmax = 75.4 GHz ·
√
fT /GHz
8pi
(5.5)
As depicted in figure 5.5 almost all data points follow the trend indicated by (5.5), no
matter whether they base on deembedded S-parameters or not. Only a few devices deviate
clearly from the trend. First of all the two data points at fT ≈ 70 GHz and fmax ≈ 300 GHz
given in [130] should be discussed. According to Chung et al. [130] the corresponding
intrinsic gate-drain capacitance Cgd equals 42.6 fF/mm. A value of ≈ 0.120 pF/mm can
be assumed for an AlGaAs/GaAs HEMT-technology [174] and it is also proposed in a road
map for the harmonious reduction of gate length and parasitic elements in GaN HEMTs
according to reference [10].
The value of 0.23 Ωmm for Rg in [130] is normalized to the gate width W = 0.05 mm.
Consequently Rg has to be considered with 0.23/0.05 Ω and the gate-drain capacitance Cgd
has to be considered with 0.0426 ·0.05 pF. In a sum an Rg ·Cdg product of 0.23 ·0.0426 ps≈
0.010 ps is expected for the devices presented in reference [130]. The value of 0.010 ps is
much smaller than the extracted value of 0.176 ps of (5.5) and it is seen as the explanation
why a high fmax/fT ratio can be achieved for the devices in [130].
The assumption that the Rg ·Cdg product determines the fmax/fT ratio is also supported
by the second value which clearly deviates from the trend given by (5.5). The data point
is situated at (fT ,fmax) = (70,41) [140]. In reference [140] an upper bound of 8.5 Ω is
assumed for Rg of a LG = 100 nm-device. Because the devices described in [140, 141]
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Figure 5.5: fmax as function of the fT various AlGaN/GaN HEMTs from literature research.
Triangular markers correspond to deembedded values.
exhibit a field-plate on the drain side of the gate, their Cdg can be expected to be much
higher than 42.6 fF/mm. Hence the devices of [140] are expected to suffer from a high
Rg · Cdg product resulting in a fmax/fT -ratio smaller than 1. This observation is also in
agreement with the result that the fmax/fT -ratio decreases if the length of the field-plate
is extended [175].
The challenge to keep a high fmax/fT ratio while aiming at fT > 100 GHz becomes obvious
by inspecting figure 5.6. All devices with fT > 100 GHz exhibit an fmax/fT ratio less than
two. The trend line in figure 5.6 was derived from (5.5) and its equation is printed as
inset.
5.2.4 Optimization approaches of the semiconductor- and gate-stack
So far the optimization approaches discussed in this chapter focus mainly on geometry
scaling. Of course the material stack of the HEMT may be optimized to achieved a better
RF-performance. An ideal high-frequency semiconductor material features two major
properties [176]:
• High carrier mobility and velocity.
• Tight carrier confinement/localization.
As discussed the HEMT as device structure naturally exhibits these two features to a
certain degree. Especially the carrier confinement can be improved by employing a double-
heterojunction structure instead of a single heterojunction. Two approaches regarding the
material stack of AlGaN/GaN HEMTs led to an improved RF-performance as known from
literature. These approaches are:
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Figure 5.6: fmax/fT as function of the fT various AlGaN/GaN HEMTs from literature research.
Triangular markers correspond to deembedded values.
• AlN spacer layer
• InGaN back barrier
The material stack of this work also features an AlN-spacer layer because it increases the
carrier mobility and additionally improves the carrier-confinement [141] as discussed in
chapter 2. The InGaN-back barrier was also found to increase the carrier-confinement
hence resulting in a higher fmax in comparison to reference devices without back-barrier
[137].
The gate metal stack in contact with the semiconductor bears room for improving the RF-
properties of the AlGaN/GaN HEMT, too.Variations in the gate metal stack in comparison
to the standard Ni/Au metalization were investigated. It was found out that for instance
Pd/Au or Ir/Au metalization schemes result in a better small-signal and DC-performance
than the conventional Ni/Au gate-stack [177]. Also the application of copper as an al-
ternative gate metal was investigated [178] and led to a better RF-performance what is
explained by a reduction of defects, potentially caused by formation Ga-Ni compounds at
the Schottky-interface [179].
5.3 Optimization approaches based on basic HEMT theory
While section 5.2 gives an overview of the present research status in literature and outlines
associated design rules and challenges, this section focuses basic equations for fT and fmax.
Based on these equations further design rules may be derived.
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5.3.1 Current-gain cut-off frequency
If the small-signal equivalent circuit in figure 3.9 without parasitic Y-shell and the defi-
nition of the current-gain cut-off frequency as defined in section 4.6 is considered, a well-
known approximation for the extrinsic fT can be derived [180, 72, 181] given by (5.6).
fT =
gm
2pi(Cgs + Cdg) · (1 + (Rs +Rd) · gd) + Cdg · gm · (Rs +Rd) (5.6)
≈ gm
2pi(Cgs + Cdg)
(5.7)
From (5.7) it becomes clear that fT is only a good approximation for the intrinsic transit
frequency fτ if the influence of the source and drain access resistance can be neglected.
Generally this assumption is inadequate and (5.6) emphasizes the importance of Rs and
Rd to the fT of millimeter-wave HEMTs [180]. If (5.7) is considered for its own, the only
scaling rule, which can be derived, is that LG has to be reduced as much as possible in
order to increase fT . This is because fT is ∼ LG−2 for long-channel devices and ∼ LG−1
for short-channel devices according to fundamentals outlined in section 3.4 [182]. But as
discussed in section 5.2 horizontal scaling of a HEMT requires also an appropriate vertical
scaling, i.e. a high aspect ratio design approach [174]. Equation (5.6) stresses the need
for a high aspect ratio design, because it considers the drain-transconductance gd in the
denominator. In a sum two design rules for a given material system can be obtained from
(5.6):
1. Reduce LG meanwhile keeping a sufficiently high LG/tbarrier aspect ratio.
2. Reduce Rs and Rd as much as possible.
In fact these two design rules, i.e. a low contact resistance and a device structure that is less
susceptible to short channel effects at LG < 120 nm, are the main technology advances
accomplished by leading institutes in this field which enabled extending the frequency
range of GaN MMIC technology beyond 50 GHz [183].
Indeed, GaN HEMTs which show the best RF-performance today (cf. table 5.1) exhibit
a contact resistance Rc of 0.15 Ω·mm [130] to 0.3 Ω·mm [129]. The corresponding sheet
resistances R of the semiconductor access regions are 356 Ω/ [130] and 200 Ω/ [129],
respectively. Contact resistances of 0.12 Ω·mm for AlGaN/GaN heterostructures are re-
ported in literature [184]. Recently an alloyed ohmic contact resistance of 0.1 Ω·mm was
achieved for GaN HEMT fabricated on N-faced material [185].
The minimum achievable contact resistanceRc for a given material system is a fundamental
limit, because it is the lowest value which can be achieved for Rs and Rd according to
section 3.5 [174]. The need to reduce the total source and drain resistance Rs and Rd below
0.2 Ω·mm is seen due to their significant role in deep sub-micron AlGaN/GaN HEMTs [10].
What a sufficiently high LG/tbarrier aspect ratio is, depends on the chosen material sys-
tem. In the GaAs system a ratio of about 5 is considered as sufficient as a rule of thumb.
For AlGaN/GaN HEMTs short-channel effect are expected for LG/tbarrier < 15 and the
aspect ratio should be as high as 6 at least [118]. The fundamental limit of these empir-
ical scaling rules is the minimum barrier thickness tbarrier required for 2DEG formation
besides potential gate leakage problems of very thin barriers. For high performance short-
channel AlGaN/GaN HEMTs the output conductance gd as an indicator for short-channel
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effects should achieve a value of about 10 mS/mm [130, 140] and should be at least below
100 mS/mm for future AlGaN/GaN HEMTs [10].
A design rule for the gate width W cannot be obtained from (5.6) because fT is independent
of W , if reactive elements of the parasitic Y- and Z-shell in figure 3.10 are neglected.
5.3.2 Maximum frequency of oscillation
As stated in references [130, 173, 72] the maximum frequency of oscillation fmax depends
on fT and other elements of the small-signal equivalent circuit (cf. figure 3.9) according
to (5.8).
fmax ≈ fT
2
√
(Ri +Rs +Rg) · gd + 2pifTRgCgd
(5.8)
≈
√
fT
8piRgCgd
, (Ri +Rs +Rg) 1/gd (5.9)
As for fT it is important to achieve a low intrinsic drain transconductance gd if a high
fmax is desired. As discussed in the previous section a low gd can be achieved by a
high LG/tbarrier aspect ratio as it ensures channel control free of interference by drain
potential. If a low gd is achieved the approximation (5.9) holds. As discussed above the
product Rg ·Cgd should be reduced. A common method to reduce Rg meanwhile keeping a
short LG is the application of so-called T-gate or mushroom-gates. The foot of the T-gate
ensures a short LG. The head of the T-gate lowers Rg due to its relatively large cross-
section. Interestingly Rg and Cdg are ∼ W [174, 72] and hence fmax is approximately
proportional to 1/W [186], if one gate finger is considered. The AlGaN/GaN HEMT
which exhibits the highest fmax value up to date has a gate width of only 2× 25µm [130].
However, a constant improvement of fmax with reduced W can not be expected because
constant, non-zero parasitic capacitors and inductors in the environment of the device.
Especially it has to consider that the charging time associated with the pads τpad, given
by (5.10), depends inversely on the extrinsic gm, which will reduce linearly with W [187].
τpad =
Cpad
gm
(5.10)
Another approach to reduce Rg while keeping W constant is a multi-gate-finger layout
with N gate fingers because Rg ∼ N−1. However, a multi-gate-finger approach will add
additional parasitic elements due to the required via-hole- or air-bridge technology. In a
sum three additional design rules can be obtained from (5.8) in order to increase fmax:
1. Increase fT
2. Reduce Rg
3. Reduce Cdg
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5.4 Optimization approaches
On basis of the previous discussion in this chapter the following optimization approaches
for a improved RF-performance could be identified:
Reduction of gate access resistance Rg: For the reduction of Rg two T-gate processes
are developed and investigated regarding their advantages and disadvantages. Details
of the T-gate technology are described in chapter 6.
Reduction of gate length LG: Because of the fundamental impact of LG on fT and fmax
it is instructive to investigate gates lengths smaller than the standard 300 nm of
our institute, what implies an optimization of the gate-lithography. Especially gate
lengths of less than 160 nm are of interest because the fT values of devices with such
short gate lengths bear the potential to surpass the 100 GHz border line.
Reduction of source and drain access resistance Rs and Rd: A reduction of Rs and Rd
is achieved by a spatial shorting of the source-drain access region. The source-drain
access region was reduced from a minimum of 3µm of the standard HEMT technol-
ogy to about 1µm by the application of electron-beam (e-beam) lithography instead
of optical lithography. An optimization of the ohmic contacts of the standard HEMT
technology would have been important due to two major aspects: The contact re-
sistance of the standard HEMT technology is ≈ 0.6 Ω·mm which leaves room for
improvement in comparison to state of the art values of 0.2 Ω·mm [188] for con-
tact resistances. Additionally the ohmic contacts of the standard HEMT technology
have a modest line-edge definition and morphology what make them inadequate as
e-beam markers and impose a limit for the reduction of the source and drain access
region. However, a systematic improvement of the contact resistance regarding the
afore mentioned criteria is a challenging task, because the optimum of Rc is expected
to depend strongly on the specific epitaxial material [189] and a simultaneous opti-
mization of the electric properties, the morphology and the line edge definition cause
additional effort [190].
Maintaining an adequate LG/tbarrier aspect ratio: In order to maintain a sufficiently high
gate-barrier aspect ratio and hence maintain a low gd, two recess approaches are in-
vestigated and developed in this work. The two approaches are compared to each
other and discussed in more detail in chapter 7.
5.5 Estimation of RF-performance development
In this chapter design strategies for the improvement of RF-performance are outlined and
these strategies base on an analysis of an detail literature research and analytical expression
for fT and fmax. In this section the impact of the proposed optimization approaches on the
RF-performance are investigated quantitatively. As a starting point for this quantitative
analysis RF-data are chosen, which describe one of the best of a AlGaN/GaN HEMT
regarding its RF-figures of merit as known from literature [130]. According to reference
[130] the values of the small signal equivalent circuit, describing the behavior of this
AlGaN/GaN HEMT at the bias point VGS = −2.2V and VDS = 16 V, are as follows:
W = 0.050 mm, gm = 369.8 mS/mm, Rs = 0.42 Ω·mm, Rd = 0.57 Ω·mm, Rg = 0.23 Ω·mm,
Ri = 0.045 Ω·mm, 1/gd = 95.7Ω·mm, Cgs = 740.8 fF/mm, Cgd = 42.6 fF/mm [130].
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With these parameters the S-parameters are calculated on the basis of the small-signal Y-
parameters according to the fundamentals presented in chapter 3 and chapter 4. Elements
of the small-signal equivalent circuit, depicted in figure 3.9, which are not given in reference
[130] are assumed to be zero in the analysis presented in this section. Also Cds is assumed
to be zero. According to other studies Cds might achieve negative values [39] or maybe
accounted for with a value of Cgd = 270 fF/mm [1].
Figure 5.7 shows the RF-gains which were calculated on the basis of the values for the
small-signal equivalent circuit elements given in reference [130]. The gains plotted in figure
5.7 are in very good agreement with reference [130], because fT and fmax are predicted
to be 73 GHz and 288 GHz as it is in the original work. The measured fT and fmax are
70 GHz and 300 GHz in reference [130]. Hence the assumption of zero Cgd is justified for
this model. Starting from the RF-performance shown in figure 5.7 each considered element
of the small-signal equivalent circuit is increased or decreased two times in order to study
their influence on the RF-performance.
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Figure 5.7: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements given in reference [130].
During the variation of a particular element the remaining elements are held constant and
the impact on fT and fmax is observed. The plot of the RF-gains for each variation is given
in appendix A.5. Table 5.2 lists the results for each of the eight variations of elements.
In contrast to reference [130] it is assumed that Rg is proportional to W [101, 93, 72, 97].
By assuming Rg proportional to W the small-signal equivalent circuit becomes dependent
on W what allows to study the impact of the gate width W on the RF-performance
additionally. Consequently the initial value of Rg has to be 0.023 Ω·mm/(0.05 mm)2 =
92 Ω/mm in the altered model. The results for varying gate width W are also listed in
table 5.2.
A variation of Rg does not influence fT but it has a strong impact on fmax as it is expected
from the discussion in section 5.2. Both access resistances Rs and Rd effect fT modestly
but show a clear impact on fmax. Considering that an improvement of the ohmic contact
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Rg fT / fmax Rs fT / fmax Rd fT / fmax
(Ω/mm) (GHz) (Ω ·mm) (GHz) (Ω ·mm) (GHz)
92 73 / 288 0.42 73 / 288 0.56 73 / 288
368 73 / 191 0.80 72 / 256 1.20 71 / 279
1472 73 / 106 1.20 71 / 232 1.80 70 / 271
gd fT / fmax Cgd fT / fmax Cgs fT / fmax
(mS/mm) (GHz) (pF/mm) (GHz) (pF/mm) (GHz)
10.5 73 / 288 0.043 73 / 288 0.741 73 / 288
50.0 70 / 175 0.200 58 / 154 1.100 50 / 208
100.0 61 / 107 0.400 46 / 94 1.400 40 / 169
gm fT / fmax Ri fT / fmax W fT / fmax
(mS/mm) (GHz) (Ω ·mm) (GHz) (mm) (GHz)
369.8 73 / 288 0.046 73 / 288 0.05 73 / 288
300.0 59 / 243 0.800 73 / 261 0.10 73 / 191
150.0 30 / 132 1.200 73 / 239 0.20 73 / 106
Table 5.2: Influence of various parameter of the small-signal equivalent circuit on the RF-
performance.
technology and/or a reduction of the sheet resistance always effects both access resistances
simultaneously the relevance of these approaches for the RF-performance becomes obvious.
The drain transconductance gd is related to the aspect ration design, i.e. the design of the
LG/tbarrier ratio, because gd is expected to increase if the LG/tbarrier ratio is lowered due
to a loss of channel control. While an increase in gd has a modest impact on fT , its
influence on fmax is very pronounced. The strong influence of gd on fmax emphasizes the
need for a recessing procedure, if material with a thin as-grown barrier is not available.
Table 5.2 also shows the influence of the feedback capacitance Cgd on fT and fmax. An
increase of Cgd causes a reduction in fT and fmax while the fmax/fT ratio also decreases
from about four to about a factor of two in the particular scenario. If Cgs is increased,
fT is reduced but in contrast to an increase in Cgd the fmax/fT ratio is maintained at a
value of about four. A reduction of gm has a similar effect, what is plausible because both
elements are related to the intrinsic transit frequency fτ as outlined in section 3.4. The
channel resistance Ri does not effect fT as it is the case for Rg. However, an increase in
Ri causes fmax to fall. Finally the fT and fmax values for an increased gate width W are
listed in table 5.2. Because with an increase in W both Rg and Cgd increase the values of
fmax clearly decrease as a consequence. As expected from (5.6) a variation of W does not
influence fT .
Scaling of the gate width W is a common way to modify the DC- and RF-properties of
a FET. The theoretical impact of W on the DC-characteristic is clear from chapter 3.
The drain saturation current ID,sat and the mutual transconductance under saturation
gm,sat is proportional to the gate width W , for short channel and for long channel devices.
Because of this proportionality the drain current and the transconductance of a FET are
typically given as quantities per unit gate width and hence typically units are A/m and
S/m, respectively. If parasitics like pad capacitances and inductances are neglected no
impact of W on fT is expected. If the number of gate fingers is constant the maximum
frequency of oscillation fmax is approximately proportional to 1/W . But reducing W
excessively in order to achieve record fmax is meaningless for the following reasons:
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Firstly, the transistor itself will be dominated by extrinsic parasitics if its dimensions
become small in comparison to contact pads. This is especially true for today’s highly
integrated digital CMOS circuits where the interconnect capacitances dominate the FET
input capacitances by far and they are a major performance limiting factor making low-k
dielectrics like Hydrogen Silses-Quioxane (HSQ) necessary in the back-end CMOS process
(cf. section 6.2).
Secondly, the maximum linear RF-output power Pout,RF for a FET operating as class A
amplifier is given by (5.11) [39, 74], with BVon denoting the breakdown voltage of the
on-state device.
Pout,RF =
ID,sat · (BVon − VDS,sat)
8
(5.11)
Hence Pout,RF is proportional to W . Because AlGaN/GaN HEMTs are generally consid-
ered for high-frequency and high-power applications the gate width W has to be dimen-
sioned carefully in light of the Pout,RF -fmax trade-off situation. Additionally it has to be
considered that W cannot be increased arbitrarily in order to increase Pout,RF because
the device dimensions have to small in comparison to operating frequency, i.e. the device
dimensions have to be clearly less than λ/4, where λ denotes the wavelength of the guided
wave [110]. Consequently at X-band (8.2 GHz - 12.4 GHz) [1] the width of a single gate
finger is typical 150µm, at Ka-band (26.5 GHz - 40.0 GHz) 75µm and W-band (75 GHz -
110.0 GHz) about 40µm [191].
5.6 Summary
This chapter provides a broad overview over the present research status of AlGaN/GaN
HEMTs and their RF-capabilities. By a detailed evaluation of a literature data base
certain trends and design strategies are revealed which lead to an increase of the devices’
RF-performance. These design strategies are augmented and supported by an inspection of
analytical expressions for fT and fmax. On the basis of fundamental device and RF-theory
the influence of the main small-signal equivalent circuit elements on the RF-performance
is studied in detail. In this way the observations made by the evaluation of the literature
data base are augmented by numerical estimates of the RF-performance.
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CHAPTER 6
T-gate Processes
T his chapter describes the investigated T-gate technologies of this work. At the be-ginning of this chapter an overview of various T-gate processes found in literature is
given and their fundamental ideas and their advantages and disadvantages are discussed
briefly.
6.1 Approaches of T-gate fabrication
There are several different approaches to fabricate a gate whose cross section has the shape
of a ”T”, i.e. a so-called T-gate. Typical dimensions of a T-gate are as follows: Common
gate foot lengths vary from about 200 nm [192] down to 25 nm [193]. The lateral gate head
dimensions might vary from 300 nm to 900 nm [194] while the height of the gate head is
determined by the thickness of the evaporated gate metal, e.g. about 400 nm. To give an
overview various approaches for the fabrication of a T-gate are listed in table 6.1. The listed
T-gate process are sketched in cut-down versions in figure 6.1. Whether one of the listed
processes can be incorporated into a certain HEMT-technology or not, depends on the
specific material system and the availability of required resources and resists. Moreover
the aspect of reproducibility of a certain T-gate process is of major importance when
the application in a circuit environment is considered. A further important aspect is the
scalability of a T-gate-process, that is the minimum gate length LG which can be achieved.
Additionally it might be desirable to modify the dimensions of the gate head independently
from the gate-foot of the T-gate. With this degree of freedom gates with a special field
plate extension may be designed [195]. Field-plates are used to alter the electric field at
the drain side of the gate in order to increase the breakdown voltage of the device and
hence allow for higher operating voltages. The aspect of an increase breakdown voltage is
especially interesting in the case of AlGaN/GaN HEMTs as they are generally considered
as high-power and high-frequency devices [196, 197, 175].
The first major distinction between the various T-gate processes of table 6.1 to be made is
the one regarding the number of required process steps. The main advantage of a one-step
T-gate process is the minimum processing effort. However, in a one-step T-gate process
it is generally challenging to define a thin foot pattern due to the combined definition of
gate head and gate foot.
One-step processes may be divided into processes employing e-beam lithography and pro-
cesses employing optical UV-lithography. One-step e-beam processes achieve the T-shape
by a multi-layer resist stack with resists of different e-beam dose sensitivity. The bottom
layer of the stack defining the gate foot exhibits a resist with a lower sensitivity than the
top layer, which defines the gate head. If the multilayer resist stack is built of resists with
chemically similar solvents, like for instance PMMA and MMA, the problem of intermix-
ing may occur during resist spinning. To avoid this mixing of layers the incorporation of
organic or non-organic interlayer may be applied [201].
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No. layer and resists steps lithography description and basic idea ref.
1 tri-layer Poly-
Methyl-MethAcrylat
(PMMA)/ Methyl-
MethAcrylat (MMA)/
PMMA
1 e-beam different sensitivity of PMMA
and MMA
[198]
2 bi-layer ZEP/ UV113 1 e-beam chemical different and differ-
ence sensitivity
[199]
3 HSQ and tri-layer
ZEP/ Poly-di-Methyl-
Glutar-Imide (PMGI)
/ZEP
2 e-beam thin HSQ fin, defining foot
size, selectively removed
[200]
4 tri-layer PMMA/ Lift-
Off Resist (LOR)/ UV-
III
1 e-beam Aluminum interlayer is re-
placed by LOR-A
[201]
5 mono-layer PMMA 1 e-beam, ion-
beam
different penetration depth of
ions vs. electrons
[202]
6 mono-layer AZ1350 1 optical Ultra
Violet (UV)
angle evaporation of sacrifi-
cial metal layer and subse-
quent selective wet-etch
[192]
7 Si3N4/PMMA and bi-
layer MMA/ PMMA
2 e-beam Si3N4 passivation as transfer
layer for gate foot definition
[203]
8 SiO2 and tri-layer
ZEP/ PMGI/ ZEP
2 e-beam SiO2 is used as transfer layer
for gate foot lengths down to
25 nm
[193]
9 PMGI/ AZ5206 2 e-beam, op-
tical UV
good lift-off with image rever-
sal resist AZ5206
[204]
10 Si3N4/ZEP and tri-
layer PMMA/ LOR/
UV-III
2 e-beam mechanical stable sub-25nm
T-gate with elevated bulk of
the gate head
[194]
11 mono-layer PMMA 1 nano-
imprint
steps with T-gate structure
are pressed into the PMMA
coating of target wafer
[205]
12 bi-layer PMMA/ MAA 1 e-beam PMMA bottom layer is ther-
mally re-flowed to reduce gate
foot length down to 30 nm
[206]
13 bi-layer PMMA/ AZ-
PF-514
2 e-beam Chemical difference between
PMMA and AZPF514 allows
for selective development
[207]
14 mono-layer photo re-
sist
1 optical UV selective wet-chemical under-
etch of Au gate head
[208]
15 bi-layer PMMA/ PFI 2 e-beam gate foot length reduction
due to PMMA-PFI intermix-
ing layer
[209]
16 HSQ and tri-layer
PMMA/ MMA/
PMMA
2 e-beam HSQ for gate foot definition [210]
17 Si3N4/Ge/ZEP and
mono-layer MMA
2 e-beam reduced parasitic capacitance
due to Ge sacrificial layer
[136, 148]
18 mono-layer photo re-
sist
1 optical UV selective dry-chemical under-
etch of Au gate head
[211]
19 mono-layer photo re-
sist
2 optical UV thinned photoresist reversed
by Al-metal mask
[212]
Table 6.1: Various T-gate processes from literature. The column steps denotes the number of
lithographies which has to be conducted.
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PMMA / MMA, PMGI
photo resist
HSQ, SiO2
ZEP
gate metalization
SiN Al, Ge, Mo
doped GaAs
Figure 6.1: Schematic illustration of various T-gate processes.
One-step optical processes typically require only a mono-layer of photo resist. In these
processes the gate head is defined by optical lithography. In the one-step optical processes
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the T-shape is achieved by a selective wet- or dry-etch of metal or semiconductor material
under the gate head, whose remainder builds the gate foot [211, 208]. Other one-step
T-gate processes which require only a mono layer of resist are the gate definition by Nano-
imprint [205] and a combined e-beam/ion-beam process, which achieves the T-structure
due to different penetration depth of electrons and ions, respectively [202].
The class of two-step T-gate processes contains all image reversal processes. In the case
of image reversal processes a positive pattern of the gate foot is defined what is typically
achieved with a negative resist like HSQ [200]. The positive pattern is finally replaced by
the actual gate metalization [200] or it is used to structure a negative metal mask [212]. Of
course, all T-gate processes, which combine optical UV and e-beam lithography, belong to
the class of two-step e-beam processes while their advantages in comparison to the other
approaches seem to be limited to a good lift-off achieved by a negative photo resist [204].
Other two-step T-gate processes are often step-by-step versions of similar one-step pro-
cesses, e.g. [194, 136, 148]. The separate definition of gate foot and gate head increase the
degree of freedom in the device fabrication process which allows for a careful reduction of
associated parasitics [194, 136, 148] or field-plate engineering [195]. The major disadvan-
tage of two-step T-gate processes is that a very high overlay accuracy of the gate head
lithography with respect to the gate foot lithography has to be ensured.
In this work two different approaches for T-gate processes were developed and investi-
gated. In the first approach an HSQ-based T-gate process, which is similar to the process
described in reference [210], was developed. For the AlGaN/GaN material system this
approach is new. Details of this HSQ-based process are outlined in section 6.2. The sec-
ond approach of this work is similar to the one described in [136] while a metal mask was
used for gate foot definition instead of the costly ZEP resist and the developed process of
this work does not feature a spacer layer. A detailed documentation of the second T-gate
process developed in this work is given in section 6.3. If MMA is available, the common
tri-layer PMMA/ MMA/ PMMA is also an alternative [130].
6.2 HSQ-based T-gate process for AlGaN/GaN HEMTs
In this section the HSQ-based T-gate process for AlGaN HEMTs is outlined. In the
beginning this approach is briefly motivated and particularities of the HSQ resist are
summed up. Finally the main steps of the process are described.
6.2.1 Motivation for an HSQ-based T-gate process
One challenge in the fabrication of T-gates with a sub-100-nm is the mechanical stability
[104, 210]. Therefore in many T-gate process the gate foot is fixed in a dielectric layer [193].
The major draw back of placing the gate foot into a dielectric is the increase of parasitic
capacitances. This is especially true for Si3N4 as dielectric layer because of its relatively
high dielectric constant r,Si3N4 of about 7.5 [195]. HSQ is well-known as low-k dielectric.
Due to its porous structure HSQ features a dielectric constant r,HSQ of as low as 2.2 [213].
In this way incorporation of HSQ into a T-gate process gives the mechanical stability on
the one hand and on the other hand it allows to keep the parasitic capacitance low without
employing elaborated multi-layer resist techniques [194] or an additional sacrificial layer
[148]. Another challenge involved with using conventional dielectric layers is the pattern
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transfer from a positive resist like PMMA or ZEP into the dielectric layer. This pattern
transfer is typically achieved by an anisotropic dry-etch in a RIE tool. However, etch
processes might cause damage to the semiconductor and degraded device performance. In
contrary the application of HSQ allows defining the gate foot by e-beam exposure and
development without the need to apply potentially destructive dry-etch processes.
6.2.2 HSQ particularities
Originally HSQ was used as spin-on dielectric or so-called flowable oxide in the semi-
conductor technology [214]. HSQ-molecules are typically solved in Methyl Iso-Butyl
Ketone (MIBK). Tempering steps at elevated temperature of at least greater than 280◦C
[215] starts to turn the HSQ-molecules into amorphous silicon oxide. A curing tempera-
ture of 350 − 400◦C is sufficient to make HSQ resistant against the developer, typically
a Tetra-Methyl Ammonium Hydroxide (TMAH) based solution [214]. The required reac-
tion energy can also be applied by e-beam exposure what allows to use HSQ as e-beam
negative resist since 1998 in addition to its conventional use as flowable oxide. Feature
sizes achieved with e-beam lithography are as small as 6 nm [216] enabled by the small
HSQ-molecular-size [210]. Due to its sensitivity to H2O the exposure time to ambient
humidity prior spinning should be as short as possible [217]. A typical e-beam area dose is
about 250− 300µC/cm2 [215, 214]. For single line structures the required dose can reach
up to 9.000µC/cm2 [215, 217].
6.2.3 T-gate prototypes on silicon
T-gate prototypes on silicon were processed prior to the development of an HSQ-based
T-gate process for the AlGaN/GaN material system similar to process 16 depicted in
figure 6.1. It started with ohmic metalization without annealing to define e-beam marker.
Subsequently the gate foot was defined with HSQ. The gate head was structured in a final
e-beam lithography with PMMA as resist. The first problem solved was the way how to
spin HSQ. Prior work at our institute [215] estimated the minimum sample size applicable
for HSQ-spinning of about 2×2 cm2. The reason of this minimum sample size is that HSQ
is very sensitive to edges and the rim of a sample during spinning. Typically HSQ forms
large sidewall extending far toward the center of a sample. For a 12 × 12 mm2 sample
geometry the ratio between sidewall area and area where HSQ is homogeneously spun is
about equal. Thus conventional spinning procedures as used for wafers are not applicable
for quadratic samples of minor size.
However, a solution how to cover samples of a size 12× 12 mm2 very homogeneously with
HSQ was found in this work. The sidewall formation was not found to improve much with
a different spinning speed, varied from 2000 rpm to 6000 rpm. But by using a wafer-chuck
covered with a lid, also referred to as Gyrset, it is possible to spin the resist in a solvent
ambient. The solvent ambient results in a much thinner HSQ film, e.g. ∼ 50 nm instead of
∼ 200 nm at 4000 rpm, but it also results in a clear reduction of the side wall formation.
With this result HSQ could be used for the AlGaN/GaN samples of 12 × 12 mm2 in this
work.
Figure 6.2 shows a ∼ 100 nm wide gap in a 50 nm HSQ-oxide film on Si. Gap widths of
down to 60 nm where achieved in this work with a 500 pA beam, 10 nm beam-step-size and
a dose of 420µC/cm2. In principle gap width of ∼ 30 nm should be possible [210]. In order
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Figure 6.2: HSQ pattern on Si wafer. Figure 6.3: Top view of a T-gate prototype on
Si wafer.
to complete the preliminary studies a T-gate prototype was built as depicted in figure 6.3.
The good overlay accuracy between the HSQ gap, which defines the gate foot, and the
gate head could be achieved by an automatic marker search instead of a manual marker
search during e-beam writing. However, a basic requirement for an automatic marker
search are e-beam markers with a good line edge definition and smooth morphology which
are not given in the standard HEMT technology [74]. Consequently, the development of a
high quality e-beam marker was necessary in this work in order to enable two-step T-gate
processes.
6.2.4 Introduction of a marker layer
In general, high quality e-beam markers and the related lithography should exhibit the
following features:
1. Straight line-edge definition and smooth morphology of the markers.
2. High marker contrast (positive or negative) in comparison to the background mate-
rial.
3. Good mechanical and chemical stability of the markers.
The first item is necessary to ensure the seamless recognition of the e-beam marker and
its precise localization. In the same sense a high contrast is required, especially if markers
are covered by e.g. passivation schemes during the process flow. A complete set of markers
is necessary to allow the e-beam writer to proceed according to its standard algorithms.
Although a single marker loss is compensated easily by the e-beam standard routines,
the absence of several markers reduces the achievable accuracy and eventually causes the
writing process to stop. Consequently the e-beam markers must also be mechanical and
chemical stable, so that there is no loss of them during processing.
It may be thought of three approaches to obtain high quality e-beam markers. The first
approach is to introduce the e-beam marker with the ohmic contact lithography as it is done
in the standard HEMT technology. This way is appropriate, if the ohmic contacts exhibit
a good line edge definition and morphology besides good electrical properties. However,
there might be a trade-off between the morphology and the electrical characteristics of an
ohmic contact scheme [218]. Generally, if the e-beam marker should be part of the ohmic
6.2. HSQ-based T-gate process for AlGaN/GaN HEMTs 63
layer, the ohmic metalization scheme has to contain elements of high atomic number like
e.g. Au or Pt. Elements of high atomic number are required because the atomic number
of Al and Ti, which are typically included in ohmic contacts [219, 189, 184, 130], are too
low to yield efficient backscattered electron emission for the alignment marks resulting in
a poor contrast using e-beam lithography [220].
Figure 6.4: E-beam marker of ohmic contact
layer after RTP annealing.
Figure 6.5: Introduced Pt-marker after RTP
annealing.
The second approach toward high quality e-beam markers is the introduction of a separate
marker layer which was pursued in this work. By the introduction of a separate marker
layer the marker can be optimized without consideration regarding the electric properties
as it would be the case if the markers were part of the ohmic layer. Figure 6.4 shows an
e-beam marker made of ohmic metalization after Rapid Thermal Process (RTP) anneal.
In comparison to ohmic marker in figure 6.4 the annealed Pt-marker shown in figure 6.5
has a much smoother line etch definition and morphology. The Pt marker layer features
all requirements of high-quality e-beam markers as discussed above. The Pt marker layer
comes at the cost of an additional lithography step and builds the basis for both two-step
T-gate processes investigated in this work, because it ensures the overlay accuracy between
gate foot layer and gate head layer.
The third approach toward high quality e-beam markers would be etched e-beam markers.
In this case a topographical contrast is achieved instead of the common material contrast
caused by elements with different atomic numbers. In the case of silicon technology step
heights of > 600 nm provide a sufficiently high contrast [221]. Generally this approach
requires a highly anisotropic etch into the specific material, typically achieved with a
RIE tool. However, in the beginning of this work a RIE tool with appropriate chlorine
chemistry was not available. Hence a marker layer with etched e-beam marker was not
investigated, although it may be a new and interesting alternative to the introduced Pt
marker layer introduced in this work.
6.2.5 HSQ-based T-gate process
A sketch of process flow for the HSQ-based T-gate process is drawn in figure 6.6. The
process starts with the marker layer (A in figure 6.6 ), the ohmic contact definition, ohmic
metal deposition and subsequent RTP anneal according to the standard HEMT technology
(cf. appendix A.3) corresponding to B.1 and B.2 in figure 6.6. Because HSQ features the
capability to make bumpy topographies of a structured wafer planar [215], it is necessary
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to conduct the gate foot definition with HSQ (C.1 and C.2 in figure 6.6 ) prior to mesa
insulation (D.1 and D.2 in figure 6.6 ). The last process step is the definition of the gate
head and the contact pads (E.1 and E.2 in figure 6.6 ). These definitions may be split
into two separate lithographies, if e.g. different metalization schemes for the gates and the
pads are desired.
Figure 6.7 shows a Scanning Electron Microscope (SEM) image corresponding to process
step D.2 in figure 6.6. In comparison to the Si-prototype the HSQ stripes had to be
designed smaller for the AlGaN/GaN material to ensure a sufficiently small gap. The
requirement of smaller HSQ stripes is attributed to a higher backscattering of electrons
during e-beam writing in the case of AlGaN/GaN. Figure 6.8 shows the final gate structure
running across the etch of the AlGaN/GaN mesa.
Although an HSQ based T-gate process has been successfully established for the InGaAs/-
InAlAs/InP material system by Jin et al. [210] and this work adopts the process to the
AlGaN/GaN system the HSQ-based T-gate process was not optimized any further because
of the following general difficulties observed during the development of the process:
Defining the HSQ thickness: The definition of the HSQ thickness is determined during
the resist spinning. As already outlined spinning of HSQ homogeneously on small
samples is already hard to do in a high yield and reproducible way. Multilayer coating
with HSQ can only be achieved if intermediate temper steps are applied [215] what
makes HSQ useless as an e-beam resist. Additionally it has to be considered that the
thickness of the HSQ resist does not only define the height of the gate foot but also
determines the minimum gap width which can be achieved. Generally reduced resist
thickness allows for smaller HSQ-gaps [210].
Homogeneous HSQ coating: Besides a pronounced sidewall formation HSQ is also very
sensitive to any other step in the topography on the wafer because it tends to fill up
small grooves and makes the sample planar. While the influence of the mesa etch
could be circumvented by defining the HSQ gate foot pattern prior to mesa isolation
the influence of the ohmic contact topography had to be accounted for. In the vicinity
of ohmic contact metalization, especially in the source-drain access region, the HSQ
layer was thicker than in several µm distance from a step.
HSQ development on AlGaN: While during the development of Si prototypes no adhe-
sion problems of the exposed HSQ patterns were observed during development, ad-
hesion problems of exposed HSQ patterns were pronounced on the AlGaN surface.
The explanation is that basic developer like AZ400K or TMAH are known to remove
native oxides from the AlGaN surface [69]. In this way the developer TMAH does
not only remove the unexposed HSQ but also lifts the exposed HSQ patterns from
the AlGaN surface.
Besides the above mentioned disadvantages it should be considered that HSQ patterns,
which define the gate foot, also act as surface passivation in this region. A HSQ-based
surface passivation of AlGaN/GaN HEMTs has not been investigated yet, may be part of
future work.
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HSQ
ohmic metalization
gate/ pad/ marker metalization
Figure 6.6: Schematic illustration of the HSQ-based T-gate process. Only one ohmic contact
of the gate-symmetric structure is depicted to avoid the illustration of redundant
information.
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Figure 6.7: HSQ-oxide stripes running paral-
lel through the source-drain re-
gion.
Figure 6.8: Final gate structure in between
HSQ stripes running across mesa
etch.
6.3 Metal-mask T-gate process for silicon nitride passivated AlGaN/GaN
HEMTs
In this section the metal-mask T-gate process for silicon nitride passivated AlGaN/GaN
HEMTs is outlined. In the beginning of this section the process is briefly motivated. The
most critical step of the process is the definition of the gate foot which is described in
detail in this section. Finally, the flow of the metal-mask T-gate process is sketched while
a detailed description is given in the appendix A.4.
6.3.1 Motivation for the metal-mask T-gate process
The basic idea of this process is to define the gate foot by etching a groove into the surface
passivation of the AlGaN/GaN HEMT and fill this groove in a subsequent process step
with the Schottky-metalization. This approach is also used by leading groups in the field
of GaN technology [148, 141, 150]. For deep-sub-micrometer HEMTs the resist ZEP may
be used for the gate foot definition via e-beam lithography [148].
In this work a combined PMMA/Cr mask is used for the gate foot definition. Grooves of
width down to 40 nm have been processed with this mask scheme in this work, showing
that this scheme is also appropriate for deep-sub-micrometer gate foot definition. SiN was
chosen as surface passivation because it is the most common dielectric of choice for this
purpose [222, 223]. If applied in an appropriate way, a SiN surface passivation effectively
suppresses dispersion and surface trapping effects [47] and hence potentially leading to
increased output power and breakdown voltage [224, 160], reduced surface leakage current
[225] as well as improved long-term reliability [226]. On the other hand a SiN passivation
generally increases parasitic capacitances [148] in comparison to unpassivated devices and
hence a surface passivation is expected to reduce the RF-performance [224, 160], although
an improvement of RF-performance due to SiN passivation can also be found in literature
[222].
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6.3.2 Impact of fluorine RIE on the electrical properties of AlGaN/GaN heterojunc-
tion
The most critical step in the metal-mask T-gate process is the opening of the SiN pas-
sivation layer in order to define the gate foot. To transfer the gate foot pattern of the
PMMA/Cr mask into the SiN passivation a RIE tool is used. Typical gases used to etch
SiN are the fluorine-based gases CHF3, CF4 and SF6. Unfortunately these fluorine gases
are known to have a strong influence on the nitride semiconductor and its surface condi-
tion. For example, an SF6/O2 treatment prior to SiN passivation was found to lower the
sheet resistance and decrease in RF-dispersion in comparison to samples processed with-
out pretreatment [223]. Furthermore, the leakage current of Schottky-gates on GaN and
AlGaN/GaN heterostructures can be significantly reduced by exposing the gate region to
CF4 plasma prior to Schottky-gate metalization [227]. Most importantly a fluorine plasma
treatment can lead to the fabrication of an Enhancement-mode (E-mode) HEMTs [228].
In order to find fluorine plasma conditions which are capable of removing the SiN pas-
sivation without having a detrimental impact on the AlGaN/GaN material system, etch
experiments on van-der-Pauw structures [229] were conducted in this work. The advantage
of using Hall-fields is that the impact of etch conditions on sheet carrier concentration ns
and Hall-mobility µHall can be investigated meanwhile allowing for a simplified process
flow without gate lithography. Hall etch experiments started with a reference measurement
on the specific sample after device processing. Subsequently the Hall-field was exposed to
a certain plasma condition and Hall-data were determined again. After this first plasma
exposure the step was repeated for at least two more times. Processing of the Hall-field
was carried out accordantly to the standard HEMT process (cf. appendix A.3) without
the gate lithography.
A CHF3 plasma and a combined CF4/O2 plasma were the first ones investigated in this
work. The RIE chamber conditions for the CHF3 plasma were 30µbar chamber pressure
and 30 sccm gas flow resulting in a self-bias voltage of −330 V and −195 V for 100 W
and 50 W RIE power, respectively. The chamber conditions for the CF4/O2 plasma were
30µbar chamber pressure with a gas flow of (20/2) sccm. These chamber conditions lead
to a self-bias voltage of about −330 V and −210 V for 100 W and 50 W RIE power, respec-
tively. Figure 6.9 and figure 6.10 show the impact on ns and µHall for both plasmas as a
function of summed up etch time.
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Three conclusions can be drawn from the results presented in figure 6.9 and figure 6.10:
First of all both applied plasma conditions are clearly detrimental to the mobility and
sheet concentration of the AlGaN/GaN heterojunction and the caused damage increased
with exposure time. Secondly, the CHF3 chemistry has a much more negative impact
on the mobility than the CF4/O2 chemistry. Whether this difference originates from the
chemical difference of the fluorine chemistries itself or is caused by the additional O2 gas
flow in the case of the CF4/O2 plasma is not clarified at the time of writing. Thirdly,
the etch damage, indicated by a lower mobility, increases with applied RIE power which
is accompanied with an increased self-biased in these experiments. Especially the plasma
self-bias is expected to have a strong influence on the electrical properties of the GaN
according to prior results [230].
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Figure 6.11: Capacitance per unit area Carea as determined from C-V-measurements (solid lines)
together with the extracted sheet carrier concentration ns (dashed lines). In contrast
to the reference diode the fluorine plasma treated Schottky-diode exhibits a clear
Vth shift and strong frequency dependence.
The observed reduction of ns with increasing plasma exposure time cannot be explained
by a thinned barrier layer as the etch rate is estimated to be ≤ 1 nm/min as known from
other experiments. The introduction of acceptors which deplete the mobile electrons [227],
is seen as a cause for the reduced ns depicted in figure 6.10.
Figure 6.11 shows the influence of a fluorine plasma on the Capacitance-Voltage (CV)-
characteristic of AlGaN/GaN Schottky-diode. The plasma damage, whose impact on the
CV-characteristic is presented in figure 6.11, is attributed to an over etching with a CHF3
plasma during T-gate fabrication. The CHF3 plasma conditions were 100 W forward power
with a self-bias of about −340 V. The duration of over etching can not be given exactly due
to particularities of the metal-mask T-gate processing, but it is estimated to be less than
1 min. A low damage CF4/O2 plasma followed the high-bias CHF3 RIE step, but is not
expected to contribute significantly to the observed behavior. Measurements on Hall-fields,
whose area is comparable to the area of the Schottky-diodes and hence are expected to
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have been exposed the same plasma conditions as the diodes, exhibited a sheet resistance
R of about 4700 Ω/ and a sheet carrier concentration ns of 7.5 · 1012 cm−2.
Besides the clear threshold voltage shift, which eventually leads to the fabrication of
an E-mode HEMT [228], figure 6.11 shows a strong frequency dependence of the CV-
characteristic of the CHF3 treated diode in comparison to the reference diode. While for
a frequency of 250 kHz the ns(VG) dependence is even slightly steeper as for the reference
diode, the ns(VG) dependence flattens with increased frequency, indicating a worsen in the
modulation efficiency. The CV-characteristic of the reference diode given in figure 6.11 was
determined at 2500 kHz but its shape varies only very slightly in the range from 250 kHz to
2500 kHz and hence its frequency dependence is negligible. A broader experimental data
base is desirable for a better understanding and interpretation of the observed influence
of fluorine chemistry on the properties of the nitride material. E.g. studies regarding
temperature dependence of fluorine etch processes might be part of future work.
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Figure 6.13: Sheet carrier concentration ns
as function of accumulated etch
time and RIE power.
An SF6 plasma as the last fluorine chemistry available for this work was also investigated.
The chamber pressure was set to 20µbar and the gas flow was set to 20 sccm. The resulting
self-bias voltages were −170 V and −48 V for 50 W and 10 W RIE power, respectively.
Figure 6.12 and figure 6.13 show ns and µHall as function of accumulated etching time
and RIE power. For figure 6.12 and figure 6.13 two Hall-data sets, obtained from different
Hall-fields and labeled as d1 and d2, are given to put the results on a broader basis. While
for the SF6 plasma the sheet carrier concentration is nearly unaffected as shown in figure
6.13 there is also a strong impact on the mobility in the case of the 50 W RIE power.
In contrast to the 50 W etch condition the 10 W SF6 plasma decreases the mobility only
slightly and hence might be considered as appropriate plasma condition for opening the
SiN passivation. Generally, a low RIE power plasmas with a correspondent low self-bias
voltage seem to be appropriate to open the SiN passivation without causing pronounced
damage to the AlGaN/GaN material and allowing for a good device performance.
Because low RIE power etching conditions were identified as beneficial, the CF4/O2 chem-
istry was investigated at low RIE powers of 30 W and 15 W, respectively. The self-bias
voltage for 30 W RIE power was −170 V. The self-bias voltage for the 15 W plasma was
−100 V at an increased chamber pressure of 50µbar. As depicted in figure 6.14 the 15 W-
CF4/O2 plasma barely affects the mobility, even for a total etch time of ten minutes. As
the associated etch time for SiN is greater than 10 nm/min an appropriate etching condi-
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tion for the metal mask T-gate process was found. The variation in ns as shown in figure
6.15 can not be explained at the time of writing but may be attributed to material or/and
process variations.
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To complete the investigations on various plasmas and their impact on the electrical prop-
erties of the AlGaN/GaN heterojunction, three additional etch experiments were con-
ducted. Firstly the impact of O2 plasma ashing on ns and µHall were investigated because
plasma ashing is a common cleaning step in the standard HEMT technology (cf. appendix
A.3). In the plasma ashing process oxygen radicals hit the sample surface without being
accelerated in the self-bias field as it is present in a RIE tool. Thus the etching in a
plasma ashing tool has only a chemical component but no mechanical component. The
RF-power of the plasma asher was set to 600 W with an O2 gas flow of 200 sccm and a
process chamber pressure of 1 mbar.
To study the influence of an additional mechanical etch component an O2 RIE plasma was
chosen as second etch condition. The RIE power for the oxygen plasma was set to 100 W
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with a corresponding self-bias of about −340 V. The chamber pressure was 20µbar and
the O2 gas flow was 30 sccm. In order to investigate an etch condition which features only
a mechanical etch component, a Hall-field was etched in a Ion Beam Etching (IBE) tool by
argon sputtering. The acceleration voltage of the Ar-ions was 250 V, the ion current was
44 mA. During IBE the chuck was tilted by an angle of 30 ◦ with respect to the incident
ion stream and rotating. In figure 6.16 and figure 6.17 the influence on ns and µHall for
all three plasma conditions are depicted. Each data set for a certain plasma condition was
obtained on different samples and at different stages of this work. Nevertheless, the origin
of the different initial conditions is not expected and can not be explained at the time of
writing. But still it is instructive to compare the development of ns and µHall as function
of time for each plasma condition.
More than 40 min of O2 plasma ashing do not affect carrier mobility. In contrary, a
high µHall around 1900 cm2/Vs is maintained at the cost of a relatively low ns of about
8 · 1012cm−2 so that in a sum the sheet resistance is not increased by plasma ashing.
But if the oxygen ions hit the AlGaN surface with additional kinetic energy as it is the
case for RIE, there is a decrease in µHall and ns after 90 s of etching time. The observed
degradation of mobility and sheet carrier concentration with increased RIE power and
increased exposure time is well in accordance with prior results [231]. Argon sputtering
has the most detrimental effect on µHall and ns. In contrast to the other plasma conditions
of this study argon-sputtering clearly thins the AlGaN barrier at an etch rate of about
7.5 nm/min for the chosen conditions. Consequently the reduction of ns is explained by
a reduction of barrier thickness. The reduction of µHall might be explained by increased
surface scattering due to the reduced channel-surface distance or introduced etch damage.
In a sum the investigations show that only low-power RIE processes with a self-bias below
100 V are applicable if damage or modifications of the AlGaN/GaN material should be
avoided. Besides the chosen chamber conditions the choice of the fluorine chemistry itself
has a strong impact on the amount of etch damage caused. CHF3 chemistry is found to be
much more detrimental than a combined CF4/O2 plasma. Also SF6 might be applicable to
remove the SiN passivation without causing serious damage, if low RIE power conditions
with a self-bias below 50 V are chosen.
6.3.3 Metal-mask T-gate process
In the current version of the process Cr is used as metal mask. An alternative metal is Ti
which was used in the first version of this process. The advantage of Cr as mask is that
it can be removed wet-chemically with a high selectivity to the silicon nitride passivation
and to other metals sensitive to fluorides like Ni of the Schottky-contact or Ti/Al in the
ohmic contact.
The metal-mask T-gate process starts in the same way as the HSQ-based process. Firstly,
the markers are defined. Secondly, the ohmic contacts are fabricated (cf. A, B.1 and B.2 of
figure 6.6 ). Afterward mesa insulation is performed according as depicted in steps C.1 and
C.2 of figure 6.22. Subsequently a SiN dielectric layer is deposited by Plasma-Enhanced
Chemical Vapor Deposition (PECVD). On top of the SiN passivation a 15 nm Cr layer is
deposited via electron-beam evaporation. A single layer PMMA is spun onto the SiN/Cr
stack and structured by e-beam lithography (cf. step D.1 of figure 6.22 ). The pattern
transfer from PMMA to the Cr-mask is achieved by argon sputtering shown in step D.2
of figure 6.22.
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The pattern transfer from Cr-mask into the SiN etch is performed by fluorine-based RIE.
In the current version of the metal-mask T-gate process gate foot definition and opening
of ohmic contact windows is performed simultaneously. Due to the different pattern size of
ohmic contact windows and gate foot windows the ohmic contacts are over etched in this
process step. However, a detrimental impact on the contact was not observed, especially
as the ohmic metalization scheme of the standard HEMT process (cf. appendix A.3) is
thick in comparison to the ones used by some other groups [141, 133]. The fluorine-based
RIE step consists of a 100 W, highly anisotropic CHF3 etch followed by a low power, low
self-bias CHF4/O2 soft landing which removes the residual SiN in the gate foot grooves.
Due to the presence of oxygen in the soft landing plasma the PMMA is removed in this
step. Consequently only the Cr-mask remains as depicted in step D.4 of figure 6.22.
For the next e-beam lithography PMMA is spun and the head of the T-gate as well as the
contact pads are defined. As for the HSQ-based process, this lithography might be split
into two separate lithographies, if for instance different metalization schemes for the pads
and the gates are desired. After the lift-off of the pad and gate metalization, as indicated
in E.2 of figure 6.22, The Cr-mask has to be removed, after the lift-off of the pad and gate
metalization, as indicated in E.2 of figure 6.22. This is achieved by a short Cr-wet-etch
(cf. E.3 in figure 6.22).
It is important to note that the Pt-marker layer, as developed for the HSQ-based T-gate
process, is also applicable for the metal-mask process. A Pt metalization thickness of
40 nm is already sufficient to ensure a successful marker search during e-beam lithography
although the Pt markers are covered by the SiN passivation and the Cr/PMMA mask.
Figure 6.18: SEM image of the cross-section
of a HEMT after Cr-mask T-
gate process of this work.
Figure 6.19: STEM image of the cross-section
of a HEMT after Cr-mask T-
gate process of this work.
Figure 6.18 shows a SEM picture of the cross-section of a AlGaN/GaN HEMT processed
according to the metal-mask T-gate process developed in this work. The cross-sectional
cut was done with a Focused Ion Beam (FIB) tool. The thin black ribbon in figure 6.18
corresponds to the SiN passivation. The T-gate is centered between the polycrystalline
ohmic contacts. An excellent overlay accuracy between gate head and gate foot could be
achieved. The SiC substrate, colored dark-gray, is also partly visible at the bottom of
figure 6.18. The SiC substrate is separated from the 2µm-thick GaN buffer layer by a thin
nucleation layer, colored light-gray.
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A more detailed view of the T-gate is given by a Scanning Transmission Electron Microscopy
(STEM) image shown in figure 6.19. In contrast to the SEM picture in figure 6.18 the
black-white scale appears reversed, i.e. elements with a high atomic number appear darker
than those with a low atomic number. Consequently, the gate itself appears almost black
while gaps appear white in the STEM mode. White gaps in figure 6.19 next to the gate
foot indicate material free space.
Figure 6.20: TEM image of the gate region of
a HEMT after Cr-mask T-gate
process of this work.
Figure 6.21: TEM image of the contact re-
gion of gate foot and gate head
with residual Cr-mask.
The curvature of these gaps in the SiN passivation is due to the anisotropic nature of the
soft-landing CHF4/O2 etch. The other two white gaps can be found underneath the edges
of the gate head. These gaps originate from the final Cr-mask removal, i.e. a wet-chemical
under-etching. The 20 nm thick AlGaN barrier layer on-top of the GaN buffer layer is also
clearly depicted at the bottom of figure 6.19.
Figure 6.20 shows a Transmission Electron Microscopy (TEM) image of the gate foot on-
top of the AlGaN barrier layer. The crystalline structure of the AlGaN is now visible
in figure 6.20 and there is a thin layer, colored light gray as the SiN passivation, at
the Ni-AlGaN interface. For this sample a wet-chemical cleaning procedure prior to gate
metalization was omitted and hence the Ni-AlGaN interface is in its state after soft-landing
with the CHF4/O2 RIE and an oxygen descum step.
Finally, figure 6.21 shows the contact region of the gate foot and the gate head together
with the residual Cr-mask. The residual Cr-mask is emphasized by a shallow red coloring.
The spike of the Cr-mask near the gate foot opening is caused by redeposition effects
during pattern transfer from PMMA to the Cr-mask by argon sputtering.
6.4 Gamma- vs. T-gate
A reduction of Rg can be achieved by the application of T-gates whose technology and
development are discussed in this chapter 6. However, the gate-drain feedback capacitance
Cgd as depicted in figure 3.9 and in figure 3.10 is as important to fmax as Rg itself according
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PMMA / AZ5214
SiN
metal-mask
ohmic metalization
gate/ pad/ marker metalization
Figure 6.22: Schematic illustration of the metal-mask T-gate process. Only one ohmic contact
of the gate-symmetric structure is depicted to avoid the illustration of redundant
information.
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to (5.9). Therefore it is instructive to study HEMTs which have nominally the same Rg
but different Cgd values. One way to study the impact of the gate-drain capacitance Cgd
on the RF-performance is comparing the performance of HEMTs with T-gates to HEMTs
employing Γ-gates. Γ-gates are T-gates whose gate head is asymmetrically positioned
on the gate foot. Figure 6.23 shows a SEM picture of a T-gate which was fabricated
according to the Cr-mask T-gate process of this work. Figure 6.24 shows a SEM picture
of a corresponding Γ-gate.
Figure 6.23: SEM image of a T-gate of the
Cr-mask process of this work.
Figure 6.24: SEM image of a Γ-gate of the
Cr-mask process of this work.
It is clear from electrostatic considerations that shifting the gate head toward the source
side of the HEMT causes a decrease in the parasitic Cgd and an increase in parasitic Cgs.
Because the gate head definition and the gate metalization thickness is the same for T-
gates and Γ-gates, both gates are expected to have the same Rg value. This interesting
experiment was done for AlGaN/GaN HEMTs by Palacios et al. for the first time according
to the literature [100].
Because of the relevance of this experiment to this work it was repeated by own means.
In contrast to the experiment made by Palacios et al. instead of T-gates mirrored Γ-gates,
i.e. gate with the gate head shifted to the drain, were fabricated in order to increase the
effect a varying Cgd and Cgs, respectively. In the following Γ-gates denote gates whose
gate head is shifted to toward the source, i.e. reduced Cgd. Mirrored Γ-gates denote gates
whose gate head is shifted toward drain, i.e. increased Cgd, and are referred to as m-Γ-gates
in following. The Γ-gates and the m-Γ-gates were fabricated according to the metal-mask
T-gate process as described in detail in section 6.3 of chapter 6 of this work. The epitaxial
material used was grown by the company CREE on SiC. It consists of a 2µm GaN buffer,
a 1.25 nm AlN spacer and a Al0.29Ga0.71N unintentionally doped barrier layer of 20 nm
thickness.
The thickness of the SiN passivation is about 150 nm. The gate head is about 600 nm in
width with a gate metalization thickness of about 400 nm. A high-yield of Γ-gate HEMTs
with a precise off-set of the gate head with respect to the gate foot could be achieved
due to the marker layer which was introduced in this work. A SEM picture of a Γ-gate
characterized is given in appendix A.8.
Figure 6.25 and figure 6.27 compares the input and output characteristics of a HEMT
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Figure 6.25: Input characteristic of m-Γ-gate
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Figure 6.26: Comparison of VDS and IG of
m-Γ-gate and Γ-gate HEMTs for
constant ID of 0.1 mA.
with a m-Γ-gate to those of a HEMT with a Γ-gate structure. Because both characterized
devices feature the same dimensions except the position of the gate head, i.e. W = 2 ×
60µm, dSD = 5µm, LG is about 100 nm, their DC-behavior is almost identical. Also the
gate-current behavior is very similar as depicted in figure 6.27. First differences in DC-
behavior becomes apparent if the breakdown voltage BVDG according to reference [232]
is investigated. Figure 6.26 shows the measured breakdown characteristics for Γ-gate and
m-Γ-gate devices.
The average breakdown voltage BVGD of Γ-gate HEMTs was about 35 V. Counterparts
with a T-gate exhibited an average BVGD of about 43 V. Of course, the observed trend
regarding the breakdown behavior should be put on a broader data basis in future work.
But generally a better breakdown capabilities of the m-Γ-gate HEMTs in comparison Γ-
gate HEMTs is expected due to a field-plate effect caused by the gate head overlap toward
the drain side of the gate. In a sum devices with a m-Γ-gate and devices with a Γ-gate
exhibit very similar DC-behavior. Only with respect to the breakdown properties the
m-Γ-gate devices tend to achieve higher BVGD values.
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Figure 6.27: Gate current of m-Γ-gate and Γ-
gate HEMT at VDS = 5 V.
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Figure 6.28: Output characteristic of m-Γ-
gate and Γ-gate HEMT.
Figure 6.31 illustrates a typical difference between the RF-data of m-Γ-gate and Γ-gate
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HEMTs. A clear improvement of fT and fmax is achieved if Γ-gates are utilized instead
of standard m-Γ-gates. While the m-Γ-gate HEMT only exhibits a maximum fT of about
50 GHz the Γ-gate HEMT achieves about 60 GHz. Also the maximum fmax improves from
about 80 GHz to about 125 GHz, if a Γ-gate is employed instead of a m-Γ-gate.
0.
2
0.
5
1.
0
2.
0
5.
0
+j0.2
-j0.2
+j0.5
-j0.5
+j1.0
-j1.0
+j2.0
-j2.0
+j5.0
-j5.0
0.0 ∞
S11, m-Γ
S11, Γ
3 ⋅ S12, m-Γ
3 ⋅ S12, Γ
0.2 ⋅ S21, m-Γ
0.2 ⋅ S21, Γ
0.8 ⋅ S22, m-Γ
0.8 ⋅ S22, Γ
Figure 6.29: Comparison of measured S-
parameters for a m-Γ-gate and
Γ-gate device. VGS = −4.4 V.
VDS = 14 V. f = 1..30 GHz.
0.
2
0.
5
1.
0
2.
0
5.
0
+j0.2
-j0.2
+j0.5
-j0.5
+j1.0
-j1.0
+j2.0
-j2.0
+j5.0
-j5.0
0.0 ∞
S11, m-Γ
S11, Γ
3 ⋅ S12, m-Γ
3 ⋅ S12, Γ
0.2 ⋅ S21, m-Γ
0.2 ⋅ S21, Γ
0.8 ⋅ S22, m-Γ
0.8 ⋅ S22, Γ
Figure 6.30: Comparison of modeled S-
parameters. f = 1..30 GHz.
The difference in the S-parameters which is caused the shift of the gate head toward the
source is depicted in figure 6.29. The strongest influence caused by the gate head shift is
observed for the S12 parameter which is generally associated to the feedback mechanism
(cf. section 4.3). In order to understand the observed change of the S-parameters better
simple small-signal models are considered on the basis of the observed DC-data and typical
values for small-signal parameters of an AlGaN/GaN HEMT. Modeling on the basis of
small-signal parameter extraction may be part of future work. For the device with a Γ-gate
structure the following parameters are considered: W = 0.120 mm, Rs = Rd = 1.4 Ω·mm,
Rg = 15 Ω/mm, gm = 440 mS/mm, gd = 43 mS/mm, Ri = 0.09 Ω·mm, Cgs = 770 fF/mm,
Cgd = 110 fF/mm, Cpgs = 10 fF, Cpds = 30 fF,Cpgd = 5 fF. For the small signal model of
the m-Γ-gate device all parameters except Cgs and Cgd are held constant. In the case of
the m-Γ-gate device Cgs is reduced by 190 fF/mm to 580 fF/mm while Cgd is increased by
the same amount to a value of 300 fF/mm. The value of 190 fF/mm is about the value
which the gate head overlap of about 500 nm is expected to cause. Figure 6.30 shows
the comparison of the modeled S-parameters for a m-Γ-gate and a Γ-gate device. Figure
6.30 shows that the difference in the measured S-parameters can be explained by a trade
between Cgs and Cgd while the magnitude of the traded value is about the electrostatic
capacitance caused by the gate head overlap on each side of a m-Γ-gate structure. On the
basis of the modeled S-parameters an fT /fmax of 52/121 GHz is predicted for the Γ-gate
device while 45/80 GHz is expected for a T-gate device (cf. appendix A.6). These predicted
RF figures of merit are in good agreement with the observed performance depicted in figure
6.31.
In a sum the RF-performance improvements caused by Γ-gates are in accordance with prior
results as known from literature [100] and they allow to draw two important conclusions:
Firstly, the gate-drain capacitance has a strong impact on the HEMT RF-performance and
its influence is comparable to the one of Rg itself. Secondly, because in this experiment the
parasitic Cgd is treated for the parasitic Cgs by shifting the gate head it is shown that the
parasitic gate-drain capacitance may play the dominant role of both. In this sense a simple
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approximation for fT like fT ≈ gm/Cgs does not mirror all interdependencies, which are
relevant to the RF-performance optimization of FETs, and hence maybe regarded as an
over-simplification in same cases.
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Figure 6.32 shows that the observed superior RF-performance of Γ-gate HEMTs in com-
parison to m-Γ-gate HEMTs is generally the case. The square markers in figure 6.32 refer
to W = 2 × 60µm HEMTs with a source-drain spacing of 5µm. Additionally fT and
fmax values of T-gate HEMTs and Γ-gate HEMTs with a gate widths of 2× 110µm have
been added to figure 6.32 in order to provide a broader data base. Although the HEMTs
of 220µm width are not directly comparable to the HEMTs of 120µm width, because
they exhibit a shorter dSD of 3µm, their RF-performance is also clearly improved by the
application of Γ-gates instead of m-Γ-gate.
Additionally it can be observed in figure 6.32 that the HEMTs with a shorter gate width
W exhibit a slightly better fmax-performance independently of the type of the gate. In
this sense a reduction of W below 2 × 60µm might also be useful for T-gate HEMTs or
Γ-gate HEMTs, respectively, if high fmax values are desired.
6.5 Summary
This chapter starts with a survey of various T-gate processes and briefly discusses their
basic ideas, advantages and disadvantages. Two approaches of a T-gate process, the HSQ-
based T-gate process an the metal-mask T-gate process for passivated AlGaN HEMTs,
were developed and investigated in this work and are described in this chapter. Their
process flows including relevant intermediate results like spinning procedures and etch
conditions are also outlined. The introduction of Pt-marker layer is described as a key
improvement of this work because it allows for reproducible, high-yield two-step T-gate
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processes. On the basis of the developed Cr-mask process HEMTs with different gate
cross-sectional structure, i.e. m-Γ-gate structure and Γ-gate structure, are characterized.
Γ-gate devices achieve a better RF-performance than their counterparts with a mirrored
Γ-gate because of a reduced Cgd feedback capacitance. Because of the relevance of a low
Cgd for a good RF-performance a combined SiN/HSQ passivation scheme is proposed for
future work. While SiN ensures a proper surface passivation, the HSQ-layer carries the
gate head meanwhile keeping parasitic capacitance of a T-gate structure low.
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CHAPTER 7
Recessing Technology
I n this chapter the two recess procedures investigated in this work are outlined. Aftera brief discussion of general aspects regarding a recess technology for AlGaN/GaN
HEMTs each recess approach of this work is described in detail and their advantages and
disadvantages are discussed.
7.1 General considerations regarding recessing of AlGaN/GaN HEMTs
In a recess procedure the distance between gate metalization and channel is reduced by a
thinning of the barrier layer. Generally, the specific thinning procedure should be repro-
ducible and controllable what commonly requires etching at low rates, because only a few
nanometers of the AlGaN barrier have to be removed for typical applications [100]. Fur-
thermore the remainder of the thinned barrier layer should maintain its crystal quality to
ensure high device performance. Consequently, a slow and non-detrimental etch procedure
for AlGaN had to be developed in this work in order to study recessed devices.
Commonly chlorine based dry-etch techniques are applied for the reduction of the AlGaN-
barrier thickness [1, 167, 147, 170]. A low power Cl2 based RIE process was found to
be applicable for the fabrication of recessed AlGaN HEMTs with excellent microwave
performance [171]. Pure BCl3 chemistry may also be used for dry-etching GaN [233]. Fur-
thermore BCl3 pretreatment was found to efficiently remove native surface oxide, which
causes pronounced etch-delays during Cl2 based RIE processes, if it is not initially re-
moved [234, 235]. Consequently combined BCl3/Cl2 RIE processes are employed by leading
groups in the field of GaN technology [130, 236]. A Cl2/Ar gas mixture in an Inductively
Coupled Plasma (ICP) RIE tool was also successfully used for recessing AlGaN/GaN
HEMTs [147] while incorporation of argon to the Cl2 potentially leads to smoother etch
surfaces [237].
Fluorine based dry-etch procedures for AlGaN have also been investigated [238] and may
feature slow etch rates and low selectivity while maintaining a smooth surface [239]. But
as discussed in chapter 6, RIE with fluorine gases has a strong impact on the electrical
characteristics of the AlGaN/GaN material system and therefore they commonly are not
considered for recessing steps.
Standard wet-etch recipes are not applicable to nitrides without being augmented e.g.
by UV-illumination or elevated temperatures [240, 241]. Nevertheless, digital wet-etch
techniques might be applicable as recess procedure for AlGaN/GaN HEMTs [159], but
they are not investigated in this work. Instead two dry etch techniques are investigated
and described in the following sections.
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7.2 Recessing AlGaN/GaN HEMTs by argon sputtering
In the beginning of this section the recess procedure by argon sputtering is motivated.
Afterward the procedure itself is described and the related results are discussed.
7.2.1 Motivation
One way of thinning the barrier layer is by argon sputtering with an IBE tool. Because
argon-sputtering lacks the chemical assistance an IBE process typically exhibits lower etch
rates in comparison to a RIE process. Beside the technical challenges imposed by handling
hazardous chlorine gases in the case of a RIE approach RIE processes may suffer from an
initial etch delay caused by native surface oxides [234]. An etch delay is not expected to
be pronounced for pure sputtering processes because they feature only a minor material
selectivity. The approach of recessing AlGaN/GaN HEMTs by argon-based IBE was
reported before by Breitscha¨del et al. [86]. In their work [86] the authors claim to achieve
a 25 nm-recess into a 50 nm barrier layer by argon sputtering which is accompanied by
the expected increase in transconductance. However, the presented DC-characteristics are
not consistent with a 25 nm-recess. Therefore the reference [86] should not be regarded
as a successful example for an argon-sputter recess on AlGaN/GaN, especially if device
variations due to an inhomogeneous epitaxy are considered what might well have been the
case in the early years of GaN research.
In their follow-up publication [242] Breitscha¨del et al. investigate argon-based IBE in more
detail. In their work [242] the authors found that channeling of argon ions is a significant
phenomenon during the sputter process even at energies as low as 250 eV. The channeling
of argon ions through the barrier causes a strong degradation of the 2DEG carrier mobility.
According to reference [242] the channeling effect can be suppressed if ion incident angles
of larger than 40 ◦ are chosen. Thus for argon sputter processes aimed at sufficiently
tilted chucks, no degradation of the 2DEG mobility is expected [242]. The etching time
in reference [242] was 30 s, corresponding to a 3 − 4 nm thinning of a 36 nm barrier with
an as-grown 2DEG mobility between 700 cm2/Vs and 1000 cm2/Vs.
Haberer et al. also investigated the impact of argon sputtering on the GaN crystal by using
an InGaN quantum well as a probe [243]. The etch damage is quantified by the degree
of relative reduction in Photo-Luminescence (PL) intensity. In accordance to reference
[242] the etch damage caused by argon ions hitting the GaN surface perpendicular is more
pronounced than the damage caused under tilted sputtering. This is because the 〈0001〉
direction is the most likely channeling direction in wurtzite GaN (cf. chapter 2). Hence
Haberer et al. also suggest channeling as a mechanism for sub-surface dry etch damage in
GaN [243]. In contrast to Breitscha¨del et al. the group of Haberer also notices a pronounced
sub-surface etch damage (indicated by reduced relative PL) for angles of incidence far
greater than 40 ◦ [242]. The observed penetration depth of sputter damage was more
than 100 nm below the surface. Simple ion stopping models predict a damage distribution
depth of only 2 nm for 200 eV argon ions at 30 ◦ from normal incidence to the GaN [244].
Thus simple models do not explain the large depth of the observed damage distribution.
As an explanation for the deep etch damage propagation in GaN a cooperative effect of
channeling and defect diffusion might be considered [244].
Low-energy argon bombardment with ion energies of 70 eV or less is not expected to
have a detrimental impact on mobility and sheet-carrier concentration of AlGaN/GaN
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heterostructures [171]. But because sputter processes require acceleration voltages > 100 V
to substantially remove material, their application as low-damage recess procedures seem
questionable. Nevertheless, according to Breitscha¨del et al. [242] there might be a chance
of thinning the AlGaN barrier without causing a degradation in 2DEG mobility, if a low
acceleration voltage of 250 V and a large angle of incidence is chosen during sputtering.
7.2.2 Experimental
Figure 7.1 shows the schematic structure of the material stack used in this work as grown
by CREE. As substrate material SiC was chosen. On top of a 2µm semi-insulating GaN
buffer an AlN spacer layer was grown followed by a 20 nm unintentionally doped AlGaN
barrier layer with an aluminum content of 29 %. Processing of the devices consisted of
two main steps. Firstly two different samples were thinned by argon-sputtering. During
sputtering one edge of each sample was covered with AZ5214 photo resist to leave a
reference surface on each sample. In the second step HEMTs together with common test
structures were fabricated on these two samples in parallel. One reference sample, which
was not subjected to sputter process, is referred to as sample A in the following. The
recessed samples are labeled B and C with increasing recess depth, i.e. reduced tbarrier.
The objective of this experiment is to study the impact of the thinning procedure on the
electrical properperties of the material. Of course, a global thinning procedure is not
suitalbe for the fabrication of high performance devices because the access resistances
will increase if the sheet resistance increases due to a thinned barrier. For all large area
characterization structures like van-der-Pauw fields, long-channel HEMTs and large area
diodes the difference between a global recess approach and a local recess approach is
not pronounced to due to the small percentage of the differently treated material. If in
addition to large area structures short-channel devices are fabricated the global recess
approach has the advantage that long-channel and short-channel device will exhibit the
same barrier tickness. If short-channel and long-channel devices are locally recessed the
resulting recess depth is expected to be different because etching/sputtering on large areas
is generally faster then at the bottom of small resist grooves.
7.2.2.1 Barrier thinning by argon-sputtering
The acceleration voltage of the Ar+-ions was chosen to be 250 V. The samples were clamped
on a rotating chuck which was tilted by 30◦ with respect to the direction of the incident
Ar+-ions as shown in figure 7.1 in order to prevent a possible channeling-effect. The ion
current density was 0.44 mA/cm2. With these parameter an etch rate of about 3 nm/min
was achieved. An etch delay was not observed. After the sputter process the samples
were cleaned in acetone for > 12 h to remove the photo resist in the edges of the samples.
Subsequently the samples were cleaned in a 300 W oxygen plasma in a plasma ashing
tool for 10 min. Afterward the samples were dipped in an HF/H2O solution (1:10) and an
HCl/H2O solution (1:2) for 2 min each to remove possible surface contamination caused by
redeposition during the sputter process. A subsequent Atomic Force Microscopy (AFM) on
the cleaned surface revealed that the root-mean-square surface roughness is about 0.7 nm
for non-sputtered sample A and for the sputtered samples, i.e. the argon-sputter process
did not roughen the AlGaN surface in a way measurable by the AFM used.
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SiC substrate
GaN buffer layer 2.0 μm
AlN spacer layer 1.3 nm
Al0.29Ga0.71N barrier layer 20 nm
Ar+
nucleation layer
2DEG   
Figure 7.1: Argon-sputter process of the used material stack. During the sputter process the
rotating chuck was tilted with respect to the incident Ar+-ions by 30◦.
7.2.2.2 Device processing
Device processing was similar to the standard HEMT process (cf. appendix A.3), but
started with the marker layer developed in this work. Mesa insulation was performed
with the same IBE-tool which was used for the initial barrier thinning. For ohmic contact
formation a Ti/Al/Ni/Au was deposited by the means of electron beam evaporation and
subsequently annealed at 885◦C for 30 s in N2 ambient. Each sample was processed with
long-channel HEMTs (LG = 50µm), so-called FATFETs, and short-channel HEMTs with
an LG between 80 nm and 300 nm. Gate metalization consisted of 25 nm Ni and 90 nm
Au. The HCl dip of 10 s duration prior to gate metalization according to the standard
HEMT technology was omitted in this experiment to avoid potential adhesion and lift-off
problems of sub-100 nm gates investigated in parallel.
7.2.3 Results and discussion
Table 7.1 shows the sheet resistanceRsheet, ns and µHall, determined by Hall-measurements
on ungated Van-der-Pauw patterns, as a function of recess depth. While ns decreases by
about 37 % and thus maintained above 0.5 · 1013cm−2 for a recess depth of about 8 nm,
µHall of sample C decreases by 62 % in comparison to sample A. Reduced ns and µHall
cause an increase of Rsheet with increased recess depth as listed in table 7.1.
To confirm the results obtained by Hall-measurements C-V- and I-V-measurements were
conducted on the FATFETs of samples A, B and C. Figure 7.2 shows the capacitance per
unit area Carea and ns as function of the applied voltage VG. The values of ns obtained
from Hall-measurement are well in accordance with the values from CV-measurements for
Vdiode = 0 V. The observed reduction of ns with thinner barrier layer is expected on basis of
7.2. Recessing AlGaN/GaN HEMTs by argon sputtering 85
prior work, e.g. [245, 246]. Additionally figure 7.2 depicts a clear increase of Vth. This shift
of Vth toward positive voltages is especially interesting for power electronic applications as
in this field normally-off devices are desired [87].
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Figure 7.2: Capacitance per unit area Carea as determined from C-V-measurements (solid lines)
together with the extracted sheet carrier concentration ns (dashed lines) for samples
A, B and C recessed by argon sputtering, both as a function of applied voltage VG.
For the investigation of µdrift the channel conductance GCH was determined as a function
of the gate potential VG by measuring the drain current at a drain-source bias of 30 mV
[247]. With GCH the drift-mobility is calculated according to (7.1) where e denotes the
elementary charge constant and W denotes the gate-width of the FATFETs.
µdrift(VG) =
GCH(VG) · LG
e ·W · ns(VG) (7.1)
The values of drift mobilities at VG = 0 V are in good agreement with those obtained
from Hall-measurements as depicted by figure 7.3. All three mobility curves show a pos-
itive dependence on ns at low ns, i.e. an increase of mobility with an increase of ns is
observed. This effect is explained by increased screening from ionized impurities and dis-
locations [248, 249]. The channel mobility of the HEMT A fabricated on the as-grown
Sample Rsheet ns µHall recess depth
Ω/ 1012 cm−2 cm2V−1s−1 nm
A 392 8.09 1958 0.0
B 891 7.51 1011 3.7
C 1650 5.12 736 8.4
Table 7.1: Results of Hall-measurements for samples A, B and C with different recess depth
achieved by argon sputtering.
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material exceeds 2000 cm2/Vs for a gate voltage around −2.5 V, a result as it is expected
for AlGaN/GaN HEMTs grown on SiC substrate [250].
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Figure 7.3: Drift mobility for samples A, B and C recessed by argon sputtering as a function of
applied gate potential VG.
Furthermore all three samples show a strong decrease in mobility for VG > 0.8 V. In this
regime Carea increases rapidly and ns reaches values greater than 1013 cm−2 as shown in
figure 7.2, indicating a spill-over of electrons from the channel into the AlGaN barrier layer.
The electrons in the AlGaN barrier layer build a parallel conduction path in addition to
the 2DEG, meanwhile subjected to the low AlGaN bulk mobility instead of the high 2DEG
mobility and hence explaining the strong decline of the measured mobility for VG > 0.8 V
[251]. Because the carrier confinement toward the GaN buffer weaker than toward the
barrier a further penetration of carriers into the buffer might also be considered as a cause
for the reduced drift-mobility. Another generally recognized reason for degrading mobility
at higher VGS is that the wave functions of the 2DEG shift toward the buffer-barrier
interface and hence the electrons are subject to interface roughness scattering [249].
While sample A reaches its peak value of µdrift for a gate potential of about −2 V samples
B and C achieve their maximum drift mobility at a positive gate potential. The decrease of
µdrift of sample A for VG = −2 V...0.8 V is attributed to intersubband scattering [252] as
electrons have to populate higher subbands in the well of the AlGaN/GaN heterojunction
as ns increases [247].
Obviously the effect of intersubband scattering is not pronounced for samples B and C
although e.g. sample B reaches a sufficient high ns for VG = −1 V...0.8 V in comparison to
sample A as shown in figure 7.2. An explanation for this behavior is that samples B and
C suffer from increased ionized-impurity and dislocation scattering which is the dominant
scatter mechanism throughout until the spill-over into the AlGaN barrier layer occurs for
VG > 0.8 V. It is assumed that the increased ionized-impurity and dislocation scattering
is due to defects caused by the sputter process.
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Figure 7.4: IV curves for samples A, B and
C measured on 100 × 100µm2
Schottky-diodes.
-10 -8 -6 -4 -2 0 2
10-8
10-6
10-4
10-2
100
102
V
diode
 (V)
| I
di
od
e 
| (
A
/c
m
2 )
E
F
G
H
Figure 7.5: IV curves for samples E, F, G
and H measured on 100×100µm2
Schottky-diodes.
Figure 7.4 shows the Current-Voltage (IV)-characteristic of diodes for the samples A, B
and C. Interestingly the diode reverse current decreases by about two order of magnitude
if the barrier is thinned by argon sputtering. A reduction of reverse leakage current caused
by 250 V argon sputtering was observed before [86]. However, AlGaN/GaN HEMTs with
a thinned barrier layer typically suffer from an increased leakage current [167, 234, 130].
A possible explanation why argon sputtering reduces the reverse leakage current despite
a thinned barrier might be as follows: Reverse current densities for Ni/Au Schottky-
diodes fabricated on AlxGa1−xN range between 10−4 A/cm2 and 100 A/cm2 [253]. Ni/Au
Schottky-diodes fabricated on GaN feature reverse current densities of about 10−5 A/cm2
[254]. However, reverse current densities of less than 10−5 A/cm2 are typically expected
for Metal Insulator Semiconductor (MIS) diodes fabricated on AlGaN/GaN [255]. Hence
the diodes investigated in this work are likely to have an insulation layer between the Ni
and the AlGaN barrier. The insulating layer, probably consisting of GaxOy and/or AlxOy,
is expected to be thicker for those samples which were exposed longer to the argon-sputter
procedure.
It is known from literature , that argon ions preferentially remove nitrogen during plasma
etching, leading to a formation of N-vacancies in the AlGaN barrier layer [256]. The
preferred etching of nitrogen during the sputter process is attributed to the factor of five
difference in atomic masses between Ga and N [230], because ion mass is found to be an
important factor in the preferential sputtering of nitrogen [257]. Due to the N-vacancies
Ga an Al are readily oxidized in the subsequent processing steps leading to a formation
of GaxOy and AlxOy. In a sum samples which were sputtered longer are likely to exhibit
more N-vacancies and consequently will have a denser and thicker GaxOy/AlxOy oxide
layer leading to a reduced reverse leakage current as observed in this work.
7.2.4 Conclusion
The investigated argon-sputter process features a slow etch rate without suffering from a
pronounced etch delay. Although the sputter process was not found to increase the surface
roughness of the samples a combined I-V/C-V analysis revealed a reduction of sheet carrier
concentration and mobility. The reduction of mobility is attributed to an increased defects
density in the barrier layer caused by the sputter process. The reduced reverse gate leakage
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caused by the argon sputter process might be explained by the formation of oxides in the
barrier layer due to preferential nitrogen sputtering and subsequent oxidation of the excess
Ga and Al atoms. Because of strong degradation in mobility the more common approach
of a chlorine-based dry etch process was investigated in addition to the argon-sputter recess
procedure which is described in the following section 7.3.
7.3 Recessing AlGaN/GaN HEMTs by chlorine-based RIE
This section outlines the Cl2 based recess process as developed in this work and describes
related results.
7.3.1 Experimental
As a first approach the barrier layer of four samples was globally thinned by Cl2 RIE prior
to device processing. In this way the results of this chlorine-based RIE can be compared
to the argon-sputter recess experiment, because both process flows are similar. Especially
in both cases the RTP step for ohmic contact annealing takes place after the recessing
process. In this way potential effects like defect diffusion or crystal structure annealing
apply for both cases.
Processing started with an optical lithography leaving one half of four samples covered
with AZ5214 resist for reference purpose. The other half of each sample is exposed to a low
bias Cl2/Ar RIE process. Prior to RIE the samples were dipped into an HCl/H2O (1:2)
solution for 1 min in order to remove native surface oxides which are known to cause etch
delays [234, 235]. The chamber pressure was set to 20µbar, the gas flows were 15 sccm
each. The ICP power was set to zero, the effective RF-forward power was 24 W, resulting in
a self-bias voltage of about −39 V. Etching times were 10 s, 20 s, 30 s and 40 s respectively.
It is known from preliminary experiments of this work that the applied etching conditions
might lead to an increase of mean surface roughness. AFM revealed a root-mean-square-
roughness of 0.27 nm for the un-etched surface and 0.54 nm for the chlorine RIE etched
surface. The fourth sample with an etch time of 40 s was over-etched leaving a reference, it
the non-etched half of a sample, referred to as E, and three different recess depths, referred
to as F (10 s etching time), G (20 s etching time) and H (30 s etching time) in this section.
After RIE the samples were cleaned with acetone and propanol and a 300 W O2 plasma
in a plasma ashing tool. In contrast to the argon experiment described in section 7.2 an
extra cleaning procedure in a diluted HCl and HF solution was not carried out, because
metallic contaminations are not expected to be caused by the used RIE tool. After global
recessing the process flow was according to the one in the argon-sputter experiment. After
e-beam marker definition the Ti/Al/Ni/Au ohmic contact were deposited. The RTP step
lasted 30 s in N2 ambient at a temperature of 885◦C. The Ni/Au gates were defined by
e-beam lithography. A HCl dip of 30 s duration was performed prior to gate metalization.
Ni/Au pads were defined by optical lithography.
7.3.2 Results and discussion
Hall-measurements were conducted to study the impact of barrier thinning by chlorine RIE
on Hall-mobility µHall and sheet carrier concentration ns. The accordant recess depth were
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determined by CV-measurements as it was done in section 7.2. Table 7.2 lists the results
of the Hall-measurements for the obtained recess depth. As for the argon-sputter recess
experiment both, ns and µHall, decrease with reduced barrier thickness. As outlined in
section 7.2 a reduction of the sheet carrier concentration ns is expected on basis of prior
work, e.g. [246].
Label Rsheet ns µHall recess depth
Ω/ 1012 cm−2 cm2V−1s−1 nm
E 382 8.29 1968 0.0
F 472 7.84 1681 3.0
G 647 6.16 1561 7.5
H 1212 4.12 1235 9.0
Table 7.2: Results of Hall-measurements for recess depth E, F, G and H achieved by chlorine
RIE.
Figure 7.5 shows IV-characteristics of diodes for the samples E, F, G and H. In contrast
to the diodes which were thinned by argon-sputtering the diode reverse-current of the Cl-
recessed diodes increases by about one order of magnitude in comparison to the reference
diode E.
Figure 7.6 shows typical CV-curves for the reference E and the different recess depth F,
G and H. Due to the reduced barrier thickness the gate capacitance is increased which is
accompanied by the expected threshold voltage shift. A detailed drift mobility profile for
the chlorine-recessed samples is obtained from combined IV-CV-measurements as shown
in figure 7.7. Qualitatively the curves for the drift mobility µdrift are comparable to
previous results known from literature [251] or to the curves obtained in the argon-recess
experiment described in section 7.2.
The values for the drift mobilities at VG = 0 V depicted in figure 7.7 are lower than the
values of the Hall-mobilities listed in table 7.2. However, differences in Hall-mobility and
drift mobility have to be considered with care because generally Hall-mobility differs from
drift mobility [181] and because the used van-der-Pauw structures do not have a gate
metalization in contrast to the HEMTs of this experiment.
7.3.3 Conclusion
In this section the chlorine RIE recess developed in this work is characterized. The chlorine
RIE process features a low self-bias of about −40 V. The etch rate is about 20 nm/min
which should be lowered in future optimization steps to enhance the reproducibility of
this procedure. The process conditions which are presently applied lead to an increase in
mean surface roughness, but stays below 0.55 nm. Unfortunately, the Hall-mobility and
the drift mobility reduce, too, but stay above 1200 cm2/Vs and 1000 cm2/Vs for a 9 nm
recess, respectively.
7.4 Comparison of recess approaches
It is instructive to compare both recess approaches of this work. Because both experiments,
the argon IBE and chlorine RIE recess, were not conducted simultaneously, any differences
revealed by a comparative investigation have to be considered with caution. For example,
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Figure 7.6: Capacitance per unit area Carea as determined from C-V-measurements (solid lines)
together with the extracted sheet carrier concentration ns (dashed lines) for recess
depths E, F, G and H achieved by Cl2 RIE, both as a function of applied voltage VG.
both experiments utilized nominally identical epitaxy material, but the pieces used for
the argon recess experiment were taken from another wafer than the samples for the
chlorine recess. Hence, even inter wafer deviations would have been to be considered
in a strict analysis. In contrast to argon recess experiment the samples of the chlorine
recess experiment were not cleaned in a diluted HCl and HF solution after the recess
procedure. However, diluted HCl and HF solutions do not etch AlN or GaN crystals at
room temperature [240] and are found to cause insignificant changes to AlGaN or GaN
surfaces as indicated by AFM [168]. In this sense no detrimental influence on the crystal
quality caused by an HCl- or HF-based wet chemical cleaning is expected and therefore
they are considered to be of minor relevance in a comparative study. The RTP step used
for ohmic contact annealing, which is expected to have a strongest influence on the final
crystal quality beside the recess procedure itself, was done after the specific recess etching
in both cases under nominally the same conditions. Thus the results of both experiments
may be compared to each to a certain degree of accuracy.
A first general difference between the results of the two experiments becomes apparent
if the drift mobility as a function of sheet carrier concentration is compared for both
reference sample A and E in figure 7.8 and in figure 7.9. For ns values between 0 and
2 · 1012cm−2 the drift mobility increases in both cases due to reduced shielding of ionized
impurity [249] in similar way. However, in the case of reference device E of the chlorine
recess experiment, the mobility does not surpass the 2000 cm2/Vs boundary in contrast
to reference device A, when ns exceeds 2 · 1012cm−2. Thus for 5 · 1012cm−2 the drift
mobility of reference A is higher than the drift mobility of reference sample E. But for
recessed devices there is an opposite situation, i.e. the drift mobility at ns = 5 · 1012cm−2
is higher for those devices etched with chlorine RIE than for those thinned by sputtering,
if the recess depths are taken into account accordingly to table 7.2 and table 7.1. Also
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gate potential VG.
the values of the Hall-mobilities in table 7.2 are higher than those obtained for argon
recessed samples listed in table 7.1. In a sum the chlorine recess procedure causes less
degradation to Hall-mobility and to drift-mobility, if sheet carrier concentrations of less
than 10 · 1012cm−2 are considered. Unfortunately, the chlorine recess samples suffer from
pronounced surface roughness and/or interface roughness scattering as indicated in figure
7.9 [258, 249]. The observed surface/interface roughness scattering mechanism [258, 249] is
in accordance with the increase of mean-surface-roughness caused by RIE etching, although
it should be emphasized that the drift mobility of reference sample E seems to suffer from
this mechanism, too.
Because the results presented in figure 7.8 and in figure 7.9 base on measurements at a low
VDS value of 30 mV, the output characteristic of two long channel HEMTs corresponding
to recess depths C and H are compared in figure 7.10 additionally. As shown in figure 7.10
the drain current ID at VGS = −0.5 V in the argon recess case matches the drain current
at VGS = −1.0 V for the chlorine case. Considering the CV-measurements (cf. figure 7.2
and figure 7.6) a higher sheet carrier concentration in the argon case than in the chlorine
case is expected for these bias conditions, i.e. ns,C(−0.5 V) > ns,H(−1 V). Taking into
account the fundamental HEMT equations described in section 3.4 the carrier mobility of
the chlorine RIE recessed HEMT has to be higher than the carrier mobility of the argon
recessed counterpart for all applied VDS values between 0 V and 10 V. The observation
of higher mobility in the case of the chlorine recessed device is especially interesting, if
possible scatter mechanisms, caused by defects at the barrier-gate interface, are taken into
account, because the distance to this interface is even slightly smaller in case H than in
case C. (cf. table 7.1 and table 7.2). The contact resistance Rc (cf. section 3.5) was about
1.3 Ω·mm for recess depth H and about 1.1 Ω·mm for sample C. A systematic improvement
of the contact resistance with recess depth, as it may be expected on the basis of literature
results, e.g. [130], was not observed in this work. The contact resistance tended to worsen
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tration ns.
from about 0.6 Ω·mm to 1.2 Ω·mm with increased recess depth in both experiments. A
clear systematic trend for Rc and ρc as a function of recess depth could not be extracted
in this work.
7.5 Local chlorine-based RIE recess
Based on the discussion in section 7.4 the chlorine RIE recess process was preferred for
experiments where HEMTs are locally recessed prior to gate metalization.
7.5.1 Device fabrication
The device fabrication started with a marker layer as developed in this work, followed by
ohmic contact fabrication and mesa insulation similar to the standard HEMT technology.
The epitaxial material used was same as for the Γ-gate experiment, i.e. it consists of a
2µm GaN buffer, a 1.25 nm AlN spacer and a Al0.29Ga0.71N unintentionally doped barrier
layer of 20 nm thickness. Prior to gate metalization the HEMTs where recessed with the
chlorine RIE process developed as described in section 7.3. One PMMA resist layer was
used as etch mask and as mask for the gate metalization definition, so that the metalization
was self-aligned with the recess etch profile. The effective RIE forward power was about
25 W, the self-bias voltage was −30 V. Chamber pressure was 20µbar. The Cl2 and argon
gas flows were 15 sccm each. Gate metalization consisted of 25 nm Ni and 375 nm Au.
The gate width W of the HEMTs was reduced to 2 × 30µm in order to achieve a high
fmax value as shown in figure 7.18. The source-drain spacing was reduced to about 1µm
as depicted in figure 7.11. Non-recessed reference devices were processed in parallel in
the direct vicinity of the chlorine-recessed devices in order to allow for comparing both
devices.
Figure 7.12 shows a STEM image of a locally chlorine RIE recessed HEMT with an LG
of about 370 nm. The placement of the gate within the recessed barrier layer is clearly
visible. In order to get an impression of the barrier-gate interface quality TEM pictures
were taken and are shown in figure 7.13 and figure 7.14. Especially figure 7.14 illustrates
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two aspects which are already indicated by results presented in section 7.3. Firstly, a good
crystal quality of the remaining 10 nm barrier is maintained despite the applied chlorine
recess procedure. Secondly, the interface of the AlGaN barrier to the polycrystalline Ni is
relatively rough, potentially leading to increased surface roughness scattering.
7.5.2 Results of DC- and RF-characterization
Figure 7.15 compares the input characteristic of a chlorine recessed HEMT as depicted
in figure 7.11 to a HEMT of the same dimensions fabricated on the as-grown material.
First of all a clear threshold voltage shift can be observed in figure 7.15. Secondly, the
chlorine recessed HEMT suffers from a larger off-current than the reference HEMT, what
is attributed to higher gate reverse leakage current, as depicted in figure 7.16.
Although the recessed HEMT exhibits a lower drain-current at VGS = 0 V, it achieves a
much higher extrinsic mutual transconductance gm,ext than the reference device what it
shown in figure 7.19. While the HEMT fabricated on the as-grown material achieves a
maximum gm,ext of about 280 mS/mm, the transconductance of the chlorine RIE recessed
HEMT surpasses the 400 mS/mm boundary. The value of 400 mS/mm ranges in the
vicinity of the highest values for the extrinsic transconductance of AlGaN/GaN HEMTs
as known from literature [129, 130, 169, 259, 260, 261].
Figure 7.17 compares the output characteristic of a recessed and as-grown 2x30µm HEMT.
Both devices show a good pinch-off behavior with an output transconductance of about
5 mS/mm in saturation.
The chlorine recessed HEMT and a reference sample were also compared regarding their
RF-capabilities. Figure 7.20 shows the RF-data for both cases. The bias points for the
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Figure 7.11: SEM picture of HEMT cross sec-
tion. The device is locally re-
cessed by Cl2-based RIE.
Figure 7.12: STEM picture of HEMT cross
section. The device is locally re-
cessed by Cl2-based RIE.
recessed HEMT and the non-recessed HEMT are (−1.5/6) V and (−3.1/8) V for maximum
fT and (−1.5/12) V and (−3.2/12) V for maximum fmax, respectively. The gate length
LG for both devices is 370 nm. Hence the recessed HEMTs of this work achieve an fT of
35 GHz, an fmax of about 105 GHz and consequently an fT ·LG product of 13 GHz and an
fmax/fT ratio of 3.0. Assuming a saturation velocity of 1.1 · 105 m/s an electron transit
frequency fτ of about 47 GHz is expected for a device with 370 nm gate length according
to the discussion in section 3.4.
In a sum the experimental data show, that devices subjected to the Cl-based recess proce-
dure of the work deliver state-of-the-art DC- and RF-performance. Because devices with
an LG of 370 nm on a 21 nm barrier are at the borderline where AlGaN/GaN HEMTs start
to suffer from short-channel effects, a clear benefit of applied recess-procedure is expected
for gate-length of about 150 nm, as in this way a high aspect ration of about 15 can be
maintained. Hence in future work the 2x30µm HEMT should be improved by replacing
the gate used by a free-standing T-gate or Γ-gate.
7.6 Summary
In this chapter two different approaches of recessing AlGaN/GaN HEMTs are presented.
The first approach is recessing by argon sputtering. Recessing by argon sputtering features
a slow etch rate and low material selectivity due to the absence of a chemical etch compo-
nent. During argon recessing the mean surface roughness is not found to increase.Argon-
recessed HEMTs exhibited a reduced gate leakage current what might be explained by an
N-deficient and subsequently oxidized sites in the barrier caused by argon-sputtering and
processing. Because the argon-sputter processed caused a clear reduction of mobility due
to ionized impurity scattering a second recess approach was investigated in this work and
the related results are presented.
The second approach is a low-bias and low-power Cl2/Ar RIE recess. The Cl2 RIE recess
presents itself as a low-damage recess procedure, clearly less subjected to ionized impurity
scattering than the argon-sputter recess approach. However, the Cl2 recess developed in
7.6. Summary 95
Figure 7.13: TEM picture of HEMT cross
section. The device is locally re-
cessed by Cl2-based RIE.
Figure 7.14: TEM picture of HEMT cross
section. The device is locally re-
cessed by Cl2-based RIE.
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Figure 7.16: IG for a locally recessed device
and for a device fabricated on as-
grown material. VDS = 5 V.
this work increases the mean surface roughness during recessing. Consequently, HEMT
recessed by the Cl2 RIE process, suffer from reduced mobility due to surface/interface
roughness scattering, which is only relevant for high sheet carrier concentrations around
1013 cm2. Also an increased gate reverse leakage was found for Cl2 recessed HEMTs in
comparison to non-recessed counterparts, which can be explained by a the reduction of
the barrier thickness. In a sum the Cl2 RIE process is regarded as the more appropriate
recess approach because of its low-damage character.
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Figure 7.18: SEM picture of a 2x30µm
HEMT.
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CHAPTER 8
Oscillator Structures
T his chapter begins with some general considerations regarding the design of the RF-power oscillators. The objective of the first section 8.1 of this chapter is to explain
why a MMIC is the most suitable design approach if a compact, light and hence cheap
RF-source should be built. In the subsequent section 8.2 the results of a literature research
regarding AlGaN/GaN HEMT based MMIC oscillators are presented. In the remainder
of this chapter the design of interdigital capacitances and the oscillator structures are
described and the corresponding experimental results are outlined.
8.1 General considerations regarding power oscillator design
An oscillator is a DC- to RF- energy converter, i.e. it generates electromagnetic radia-
tion at a certain frequency spectrum if a DC-bias is applied to its terminals. Microwave
and millimeter-wave power oscillators are typically used as RF-sources in communication,
radar and electronic warfare systems. As already mentioned in the introducing chapter 1
traditional microwave oscillator sources are TWT like the klystron, the BWO, the mag-
netron and the gyrotron. Although these traditional RF-sources are able to deliver very
high RF-output-power at high frequencies, e.g. 200 kW continuous-wave at 106 GHz or
120 kW pulsed at 375 GHz [27], they are replaced in many fields of application by solid-
state power oscillators. The reason for this replacement is that sources based on solid-state
devices feature low production cost, small size and weight, low operating voltages and high
reliability in comparison to the traditional sources [13].
Solid-state power oscillators employ a variety of active elements which may be categorized
in three-terminal devices, i.e. transistors, and two-terminal devices, i.e. diodes. Three-
terminal devices dominate power applications up to approximately 30 GHz, while two-
terminal devices are typically used at millimeter-wave frequencies [13]. However, solid-
state oscillators employing InGaP/InGaAs HBTs as three terminal devices can also achieve
a fundamental oscillation frequency of 146 GHz with an output power of about −18 dBm
[262].
Two basic approaches may be considered for the design of a solid-state oscillator: the
cavity-based approach and the approach of designing the oscillator as a planar Integrated
Circuit (IC), i.e. as a Microwave Integrated Circuit (MIC) or MMIC. The device type
strongly influences the decision which approach to take. Two-terminal devices are generally
employed in cavity based setups. Three-terminal devices are readily fabricated in a planar
process technology. Table 8.1 lists the advantages and disadvantages of the cavity-based
approach and the planar IC approach according to reference [13].
As already outlined in this section solid-state oscillators are the preferred RF-sources
today because they feature low production costs, small size and weight in comparison to
traditional tubes. Sticking to the paradigm that approaches, which lead to low cost, small
size and light weight solutions, are generally preferred the planar IC is clearly beneficial
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approach fabrication costs size weight
skill
planar (MIC, MMIC) low low ≈ 10−2 − 1 cm3 light
cavity-based high high ≈ 10 − 20 cm3 ≈ 250 g
Table 8.1: Advantages and disadvantages of the cavity-based approach and the planar IC ap-
proach for the design of solid-state power oscillators according to [13].
in comparison to the cavity-based approach according to table 8.1. According to reference
[13] one draw-back, a planar IC has in contrast to cavity oscillators, is lower power handling
capability. But considering that table 8.1 was published in 1992 [13], the nitride material
system as basis for a MIC or a MMIC was probably not taken into account in those days.
As discussed in the introduction [13] the nitride material system is the semiconductor
material of choice if high-power and high-frequency devices and circuits are objected.
While the benefits of a planar IC over a cavity-based circuit are clear by now the last
decision to be made is whether to choose a MIC or a MMIC approach. MIC typically
exhibits a dielectric resonator which is coupled to the planar circuit in order to achieve
a better stability of the oscillation frequency. However, if the requirements regarding the
oscillator output can be met with a pure MMIC a further reduction of size and weight in
comparison to a MIC is possible. Additionally the costs per MMIC are expected to be less
than the costs for a MIC, if more than 100 circuits are to be manufactured [263].
Consequently a MMIC approach is chosen for the oscillator design of this work. Coplanar
waveguides are chosen as on-chip transmission lines, because they allow for simple on-
wafer measurements techniques and they do not require sophisticated backside processing
and a related via-hole technology whose development is expected to be extraordinarily
challenging in the case of SiC substrates. A detailed discussion of the advantages and
disadvantages of a coplanar waveguide technology in comparison to other transmission
line concepts, like for instance the microstrip lines, is given in reference [264].
8.2 Overview over AlGaN/GaN MMIC oscillators
Table 8.2 lists some basic characteristics of AlGaN/GaN MMIC oscillators as found in
literature. Beside the fundamental frequency of oscillation f0 and the achieved output
power, the gate length LG, the gate width W as well as the fT and fmax of the used HEMTs
are given in the case these parameters could be extracted from the specific reference.
All listed output powers are obtained directly from the oscillator circuit without being
amplified by an additional amplifier buffer stage. Nevertheless output powers in excess of
3 W are achieved at a frequency of 9 GHz [265] by using a 10×150µm AlGaN/GaN HEMT
as active device. A 4 × 125µm AlGaN/GaN HEMT with a field-plate gate achieved an
output power of about 1.9 W. Both results demonstrate again the high-power and high-
frequency capabilities of AlGaN/GaN HEMTs.
Only a few oscillator circuits with a frequency of oscillation greater than 10 GHz could
be found in literature. Until the year 2010 no GaN HEMT oscillators has been reported
with a frequency higher than 60 GHz [274]. At the time of writing a sinusoidal output at
74.5 GHz, which is assumed to be the fundamental frequency in this case, is regarded as
the highest frequency delivered by a GaN HEMT oscillator today according to table 8.2.
By the means of an additional two-stage buffer Nakasha et al. could build an AlGaN/GaN
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No. f0 Pout (dBm) Pout (mW) LG W fT (GHz) fmax (GHz) reference
1 4.2 22.90 195.0 0.70 200 – – [266]
2 5.0 32.80 1905.5 0.70 500 15 – [267]
3 5.3 20.50 112.2 0.70 200 20 – [268]
4 8.2 28.00 631.0 – – – – [269]
5 9.0 35.00 3162.3 0.15 1500 – – [265]
6 9.6 32.31 1700.2 0.25 1500 27 36 [270]
7 9.9 20.00 100.0 0.25 150 40 100 [271]
8 13.3 10.00 10.0 0.20 220 50 50 this work
9 39.1 25.00 316.2 0.20 400 – – [272]
10 53.0 11.00 12.6 0.20 400 65 – [273]
11 74.5 3.38 2.2 0.12 100 70 240 [274]
Table 8.2: Characteristics of various AlGaN/GaN MMIC oscillators as known from literature.
HEMT based RF-source which delivers 85 mW at 70.75 GHz. As discussed in section 1.2
of the introduction state-of-the-art THz-multiplier-chains require approximately 100 mW
as feeding power at a frequency range of 94 − 106 GHz [32]. Thus the buffered oscillator
circuit presented by Nakasha et al. [274] comes close to the requirements imposed by a
first stage of a THz-multiplier-chain. Table 8.2 does not consider all figures of merit which
might be relevant for bench marking an oscillator circuit. Other common figure of merits
for an oscillator, which are not directly focused in the preliminary investigation of this
work, are: DC to RF conversion efficiency, phase noise, tune-ability, bias-point stability,
temperature stability and mechanical robustness.
8.3 Design of interdigital feedback capacitance
Interdigital capacitors are intensively used in microstrip and coplanar technology to couple
an RF-signal from one transmission line to another which is biased at a different poten-
tial. The capacitor itself is defined as the multi-finger structure between two reference
planes RP1 and RP2 as depicted in figure 8.1. Also indicated in figure 8.1 are the vari-
ous geometry parameters which might be altered to modify the coupling behavior of the
interdigital capacitor. The number of fingers is one of the most fundamental parameters
which determine the properties of the capacitor. Beside the number of fingers their spac-
ing Sf , their width Wf and their length Lf are important design parameter. Of course,
the gap width at the finger ends Se influences the signal transmission, too. The parasitic
coupling of the interdigital structure to the ground plane of the coplanar wave guide is
strongly determined by the gap between ground plane and the outer fingers of the inter-
digital capacitor denoted as Sg in figure 8.1 [264]. The metalization thickness tm might
vary between a few hundred nanometers to about 3µm if a galvanic process is employed
and also determines the actual characteristic of the interdigital capacitor. In a sum there
are several parameters to alter the behavior of the capacitor.
A typical interdigital capacitor can be described by a simple lumped element equivalent
circuit shown in figure 8.2 [27]. For applications in the millimeter-wave range the model
has to be augmented by taking into account distributed effects and a extended equivalent
circuit which consists of more elements [264].
Because for this work a well-established design bibliography, which determines the values
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Figure 8.2: Lumped element equivalent cir-
cuit for a coplanar inter-digital
capacitor.
Figure 8.3: SEM picture of inter-digital ca-
pacitor with dimensions accord-
ing to layout A2.
Figure 8.4: SEM picture of inter-digital ca-
pacitor with dimensions accord-
ing to layout B3.
of the lumped elements on the basis of the geometrical parameters of figure 8.1, was
not available the behavior of the feedback capacitors was determined by measuring the
corresponding S-parameters. To get an idea what dimensions of a feedback capacitor
are required to make it applicable at a certain frequency range six different interdigital
capacitors were fabricated with their dimensions according to table 8.3. The input and
output port of the interdigital capacitor were extended by coplanar transmission lines in
order to consider transmission line losses in addition. The lengths of the coplanar Lcpw
transmission line extensions are listed in the corresponding column of table 8.3. Figure
8.3 and figure 8.4 show SEM pictures of the fabricated interdigital capacitors A2 and B3,
respectively.
Figure 8.5 and figure 8.6 the magnitude and the phase of the transmission coefficient S21
as a function of frequency for various inter-digital capacitors are plotted, respectively. Ac-
cordingly the capacitor B3 shows the strongest the damping of 5 dB or more over the whole
measured frequency range. The coupling could readily be increased by either increasing
the number of fingers adjoined with a reduction of Sf or by increasing the finger length
Lf . Consequently the capacitor A1 with 19 fingers and a finger length of 160µm exhibits
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A1 A2 A3 B1 B2 B3
Sf (µm) 2 2 2 4 4 4
Wf (µm) 2 2 2 4 4 4
Sg (µm) 20 20 20 40 40 40
Se (µm) 2 2 2 4 4 4
No. of fingers 19 19 19 9 9 9
Lf (µm) 160 110 60 160 110 60
Lcpw (µm) 1045 1070 1095 1045 1070 1095
Table 8.3: Dimension for six different layouts of inter-digital coplanar capacitors. The metaliza-
tion thickness tm is 370 nm for all layouts. The calculated coupling capacitance Cp,calc
is also listed for each capacitor.
the best transmission properties. But also capacitor A1 causes a relatively high damping
of about 4 dB at 10 GHz which must be compensated by a sufficiently high output power
of the active device in the final circuit environment.
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For a better understanding the interdigital capacitor A1 was modeled. Basis for the model
was the simple lumped element equivalent circuit in figure 8.2. The capacitive elements
Cp1 and Cp2 were assumed to be 15 fF each. Cg is estimated to be about 140 fF. Lf
was considered to be 100 pH and Rf was considered to be 15 Ω. The coplanar wave
guides are modeled as simple lossless 50 Ω transmission lines with a phase velocity of
3 · 108/√r,eff m/s, where r,eff is the effective permittivity of about 5.4 for GaN on SiC
[1].
Figure 8.7 shows that the modeled and measured S-parameters are in good agreement
with each other.
8.4 Oscillator structures
Motivated by the discussion of section 8.1 this work focuses a MMIC approach for the
oscillator with a GaN HEMT as active three-terminal device. In order to maintain a
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constant oscillation some of the output RF-signal power generated by the active device
needs to be fed back to its input port. Generally this feedback can be provided by means
of a parallel or a serial feedback structure [27, 275]. In this work the parallel feedback
approach is investigated while the HEMT as active device is used in a common source
configuration. Figure 8.8 shows the schematic of the parallel feedback approach according
to reference [276]. The schematic itself can be modeled as two two-port networks in
parallel, where the two-port network Y describes the FET and the two-port network YFB
corresponds to the feedback circuit as depicted in figure 8.8.
The RF-feedback from the drain-source terminal, i.e. the output, to the gate-source ter-
minal, i.e. the input, is provided by a 50 Ω coplanar transmission line , with Wc = 50µm
and Sc = 24µm, and an interdigital capacitor (cf. section 8.3).
Figure 8.9 shows a microscope picture of a typical oscillator structure investigated in this
work. For the sake of simplicity the design and fabrication of bias networks was omitted.
The bias was applied through common RF-probes which were connected to external bias-T-
circuits with a 50 Ω-transmission-lines. While the transmission line at the gate side of the
HEMT was left open, the transmission line at the drain side was connected to a spectrum
0.24 mm
HEMT
capacitance
D G
feedback linefeedback line
Figure 8.9: Microscope picture of a typical oscillator structure of this work.
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analyzer. The interdigital feedback capacitor was made of 51 fingers and was designed
such that Sf = Wf = Se = 2µm (cf. figure 8.1). The finger length Lf was 240µm and
the metalization thickness tm was about 320 nm. A microscope picture of this interdigital
capacitor is shown in figure 8.15. The chosen capacitor was not separately characterized.
Its coupling capacitance Cg is expected to increase approximately linearly with the number
of fingers and the finger length [27]. Accordingly the coupling capacitance Cg is estimated
to be larger than the 140 fF of capacitor A1 by a factor of about 51/19 · 240/160 ≈ 4, i.e.
Cg = 4 · 140 fF = 560 fF.
According to basic oscillator theory [27] the real part of the output impedance of oscillator
must compensate the real part of the load circuit for oscillation to occur. In this work
this condition corresponds to <(Z22) + 50 Ω = 0. Additionally the imaginary parts have
to compensate, i.e. =(Z22) = 0 for the set up investigated in this work. The oscillator
structures were simulated for four different feedback circuits. All feedback circuits exhib-
ited the same interdigital capacitor as described in this section. It was modeled with a
simple equivalent circuit according to figure 8.2 with Cg = 560 fF and L = 100 pH. The
parasitic elements are assumed to be Cp1 = Cp2 = 40 fF and Rf = 20 Ω. The coplanar
wave guides are modeled as simple lossless 50 Ω transmission lines with a phase velocity
of 3 · 108/√r,eff m/s. A detail modeling of the feedback structure including parameter
extraction maybe part of future work. The phase of the feedback loop can be altered by
the dimensioning of the feedback capacitance or by adjusting the length of the feedback
line. In this work a variation of feedback capacitance is not investigated but the influence
of the length of the feedback line is studied. The length of the coplanar feed back line
Lcpw of the oscillator layout depicted in figure 8.9 was varied in order to modify the phase
of the feedback loop. The chosen lengths for oscillator structure A, B, C and D are listed
in table 8.4.
Oscillator f0 (GHz) f2 (GHz) Lcpw (µm)
A 9.78 29.35 5401
B 10.91 32.82 4601
C 11.53 34.66 4201
D 13.29 39.88 3601
Table 8.4: Oscillator structures A, B, C and D with different length of coplanar feedback line Lcpw
and their measured fundamental frequency f0 as well as their harmonic frequency f2
corresponding the three times f0.
The HEMTs which were employed as active devices in the oscillator structures had a gate
width of 2× 110µm. The gate-length LG was about 200 nm. The used HEMTs exhibited
a balanced fT and fmax of about 50 GHz each. The S-parameters of such a HEMT were
used to model the two-port network Y as depicted in figure 8.8. After adding up both
two-ports in parallel the resulting output impedance of the circuit can be investigated.
Figure 8.10 shows the simulated output impedance Z22 for oscillator structure A, B, C
and D as function of frequency. The minimum <(Z22) for each structure is between −50 Ω
and −60 Ω, so that the resistive load of 50 Ω imposed by the spectrum analyzer can be
compensated. Also the second oscillator condition is fulfilled as =(Z22) is about zero for
the frequency where <(Z22) achieves its minimum. Figure 8.11 shows the simulated output
impedance in the complex plane. The square markers indicate the minimum of <(Z22).
Hence the fundamental frequency of oscillation for oscillator A, B, C and D is expected to
be at 10 GHz, 11 GHz, 11.5 GHz and 12.5 GHz, respectively.
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Table 8.4 lists four different oscillator structures A to D with their measured fundamental
frequency of oscillation f0 and the corresponding length of the coplanar feedback line Lcpw.
Figure 8.12 shows the measured spectra of the four oscillator structures. While the oscil-
lators typically achieved an initial output power of about 10 dBm, i.e. 10 mW, their power
performance stabilized during operation to a value of about 8 dBm. Figure 8.13 shows the
peak of oscillator D measured with an increased resolution band width of 30 kHz. The
margin between the peak of the harmonic output and the remaining spectrum is 30 dB.
The fabricated oscillator structures also generated RF-output power at the specific har-
monic frequencies. Figure 8.14 shows the spectrum of the oscillator A, B, C and D from
28 GHz to 40 GHz. The peaks correspond to the second and third harmonic of the funda-
mental frequency of oscillator A and to the second harmonic of the fundamental frequency
of oscillator B, C and D, respectively. In this way signal generation at the mm-wave
regime could be achieved. The signal with the highest frequency of oscillation which was
measured in this work achieved an output power of −20 dBm at 39.9 GHz. The highest
frequency, which was measurable by the spectrum analyzer used, is 40 GHz.
In order to study the dependence of the fundamental frequency f0 on the length of the
feedback line Lcpw the corresponding values were plotted and linearly interpolated as shown
in figure 8.16. The dependence of f0(Lcpw) is governed by (8.1).
f0 = 37.7 GHz ·mm/Lcpw + 2.7 GHz (8.1)
Consequently an oscillator with a fundamental frequency of about 40.0 GHz is expected
for an Lcpw of 1 mm, if the employed HEMT can deliver sufficient gain at this frequency.
The dependence of f0 on the length of the feedback line Lcpw originates from the phase
condition of the parallel feedback approach. A steady-state oscillation requires the total
loop gain to be unity and the signal feedback from the output to the input port of the
active device to be constructive, i.e. in phase [107]. Thus adjusting Lcpw is a simple way
to alter the phase condition of the oscillator.
In a sum the observed dependence of the fundamental frequency on the length of the
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Figure 8.12: Spectra of four oscillators A, B, C and D. Spikes correspond to fundamental oscil-
lator frequency.
feedback line is well in accordance to the simulations of the oscillator structures discussed
in this section. More detailed simulations considering large signal behavior the active
device and/or electromagnetic-field simulations of passive components maybe considered
in future work.
8.5 Summary
In this chapter the design and the corresponding experimental results of the oscillator of
this work are presented. A fundamental frequency of oscillation of 13.3 GHz was achieved
which is one of the highest found in literature. But its output power of 10 mW is relative
low in comparison to other AlGaN/GaN HEMT oscillators operating in the spectrum
around 10 GHz and leaves room for improvement. A measured output of about −20 dBm
at 39.9 GHz represents the successful generation of a mm-wave signal.
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Figure 8.15: Microscope picture of feedback
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structures.
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CHAPTER 9
Summary and Conclusion
I n the following the major accomplishments of this work are summarized and a conclusionis drawn on the basis of the presented results of this work.
9.1 Summary
The following research objectives were accomplished in this work:
1. Starting from the standard GaN-HEMT technology of the Peter Gru¨nberg Institute
9 (PGI-9) at the Research Center Ju¨lich, this technology was optimized in order to
obtain passivated HEMTs with a current-gain cut-off frequency fT of 60 GHz and a
maximum frequency of oscillation fmax of 125 GHz what allows using them for mm-
wave applications, i.e. applications targeting a frequency regime above 30 GHz. These
HEMTs exhibited an gate-drain breakdown voltage of 35 V and a drain saturation
current of 0.92 A/mm at zero gate-source voltage.
2. A monolithically integrated GaN-HEMT-oscillator, which achieved a harmonic out-
put at 39.9 GHz, was designed and built as a first investigation with respect to a
potential application as driving stage of a THz-frequency-multiplier-chain.
In detail the optimization process involved the following experiments and contributions:
• The standard GaN HEMT technology was augmented by a Pt-marker-layer which
maintains excellent line edge definition and morphology during ohmic contact anneal
and hence makes high yield two-step T-gate processes possible.
• The ohmic contact lithography was transferred to e-beam lithography which allowed
a reduction of the source-drain spacing from a minimum of 3µm of the standard
HEMT technology to 1µm meanwhile ensuring reproducibility, high yield and in-
creased design flexibility.
• The integration of the low-k dielectric HSQ into the GaN HEMT technology was
investigated. This integration is motivated by a T-gate process which features a low
gate-drain feedback capacitance.
• A metal-mask T-gate process for passivated GaN HEMTs was developed which has
the capability to fabricate gates with sub-100 nm gate length LG without the need
for costly special resists.
• The influence of fluorine gas RIE on mobility and sheet carrier concentration of Al-
GaN/GaN heterojunction was investigated in detail. In this way low-damage plasma
conditions could be identified which allowed to open a SiN surface passivation with-
out significantly degrading the electrical properties of the epitaxial material, a corner
stone of the metal-mask T-gate process.
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• The gate lithography of the standard HEMT technology was optimized in order to
process HEMTs with a gate length of 100 nm in a high yield and reproducible way.
Passivated short-channel HEMTs achieved a current-gain cut-off frequency fT of
86 GHz ranging amongst the highest literature values for non-recessed AlGaN/GaN
HEMTs.
• A low-damage chlorine-based RIE procedure for gate recessing purpose was devel-
oped and successfully applied to GaN HEMTs. Chlorine recessed HEMTs achieved
an extrinsic transconductance of greater than 400 mS/mm, an extrinsic maximum
frequency of oscillation of 105 GHz and an extrinsic current-gain cut-off frequency of
35 GHz while having a gate length of 370 nm.
• A second recess procedure based on argon-sputtering was experimentally investigated
and the advantages and disadvantages of both recess approaches of this work were
discussed.
• The pad lithography of the standard HEMT technology was transferred from optical
to e-beam lithography in order to achieve the required flexibility for a MMIC design.
• Interdigital capacitors in coplanar technique were designed, fabricated and charac-
terized. The influence of geometrical parameters of interdigital capacitors on their
transmission behavior were studied in order to determine designs which are suitable
for sufficiently high feedback in oscillator circuits.
• MMIC oscillator structures with a GaN HEMT as active device were designed and
built. The oscillators achieved a harmonic output of 10 dBm at 13.3 GHz and−20 dBm
at 39.9 GHz.
In addition to the afore mentioned core contributions and achievements preliminary studies
with Au/Pt/GdSc3 Metal Insulator Semiconductor Heterojunction Field Effect Transistor
(MISHFET)s were conducted. Furthermore the Z11-impedance spectroscopy [277, 74]
was successfully applied to round Schottky-diodes for the first time. Also experiments
regarding the gate-position within the access region and the length of the gate access
region were conducted. These results and results regarding GdSc3 MISHFETs and Z11-
impedance spectroscopy for round Schottky-diodes are not presented here because they
are not in the focus of the major research objectives of this thesis.
9.2 Conclusion
The results of this work clearly support the hypothesis that AlGaN/GaN HEMTs are
promising active devices for mm-applications. While the RF-performance of the HEMTs
of this work limits their potential circuit applications to the lower frequency regime of the
mm-wave spectrum, a few research groups and institutions managed to extend their field
of application to the W-band (75 GHz to 110 GHz) [33, 138, 130, 129] in the last years.
The optimization of the high-frequency properties of a GaN HEMT technology for W-band
applications is already challenging and requires much knowledge, skill and efforts. But as
it shown by experiments of this work and by other research groups many improvements
regarding the RF-properties typically come at the cost of high-voltage and/or high-power
capabilities. Common trade-off situations are:
• The reduction of the gate-drain access region clearly improves the over-all electron
transit time and hence RF-performance [278, 152, 156, 151], but it comes at the cost
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of a reduced breakdown voltage [146].
• An appropriate surface passivation reduces DC-to-RF dispersion and thus it allows
for higher output powers [47, 56]. But at the same time it causes an increase in
parasitic capacitance and hence reduces the high-frequency performance [224].
• The application of a field-plate improves the high-voltage capabilities of AlGaN/GaN
HEMT [196] but dramatically increases the gate-drain feedback capacitance, resulting
in a reduced RF-performance, as it was shown in this work.
Consequently the major challenge is not solely related to an improvement of the RF-
performance of AlGaN/GaN HEMTs, but it is seen in maintaining their high-voltage and
high-power capabilities in addition. Without the feature of high-voltages operation the ap-
plication of GaN HEMTs in the mm-wave regime has to be carefully reconsidered, because
many competing technologies are available for mm-wave applications. These alternative
technologies base on the InP pseudomorphic-High Electron Mobility Transistor (p-HEMT),
the GaAs p-HEMT and metamorphic-High Electron Mobility Transistor (m-HEMT), the
InP and GaAs HBT, the SiGe HBT and Si CMOS FET [279]. Especially today’s Si CMOS
technology is a promising candidate for mm-wave communication ICs up to 60 GHz and
beyond [280]. Nevertheless, GaN based HEMTs are expected to be the semiconductor
devices of choice for all fields of future RF-application which require high-frequency and
high-power performance.
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Appendix
A.1 Definition of absorbed and available power
The absorbed power Pabs of an arbitrary N-port network is the sum of the power of all
incident waves an, i.e. Pn, minus the sum of the power of all reflected waves bn, i.e. Pr.
Pabs = Pn − Pr =
N∑
n=1
1
2
|an|2 −
N∑
i=n
1
2
|bn|2 (A.1)
=
1
2
a∗T
(
I − S∗TS)a (A.2)
The following power definitions are established [112] (cf. figure 4.1):
• power absorbed by the load PL
PL =
|b2|2
2
− |a2|
2
2
=
|b2|2
2
(1− |ΓL|2) (A.3)
• power absorbed by port 1 P1
P1 =
|a1|2
2
− |b1|
2
2
=
|a1|2
2
(1− |ΓS |2) (A.4)
The available power from the source is the maximum power which can be transfered from
the source to port 1 of the network. This is achieved, when the load connected to the
source is matched to the source, i.e. ZL = ZS∗ or ΓL = ΓS∗. The available power at port
2 is defined accordingly and so
• available power from the source PS,av
PS,av =
|bS |2
1− |ΓS |2
(A.5)
• available power from port 2 P2,av
P2,av =
|b2|2
2
(1− |Γout|2) (A.6)
A.2 Material parameters and constants of binary III-nitride compounds
Table A.1 lists material parameters and constants of binary III-N compounds.
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Parameter GaN AlN InN reference
Eg,300K (eV) 3.4 6.2 0.8 [1]
Psp (C/m2) -0.029 -0.081 -0.032 [34, 1]
e33 (C/m2) 0.73 1.46 0.97 [34, 1]
e31 (C/m2) -0.49 -0.60 -0.57 [34, 1]
r,11 9.5 9.0 – [36]
r,33 10.4 10.7 14.6 [36]
a0 (nm) 0.3189 0.3112 0.3540 [36, 35]
c0 (nm) 0.5185 0.4982 0.5705 [36, 35]
C13 (GPa) 103 108 92 [35]
C33 (GPa) 405 373 224 [35]
Table A.1: Material parameter and constants of III-nitride compounds.
A.3 Standard HEMT process
• Mesa insulation
– Dehydrate sample at 180 ◦C for 10 min
– Spin photo resist AZ5214 at 4000 rpm
– Solvent evaporation at 90 ◦C for 5 min
– Rehydrate > 5 min in clean room ambient
– UV-exposure side resist with 7 mW/cm2 for 30 s
– Develop resist in AZ400K/H2O (1:4) for 2 min
– Rinse in de-ionized water and dry in N2 flow
– UV-exposure mesa-layer with 7 mW/cm2 for 5 s
– Developing resist in AZ400K/H2O (1:4) for 50 s
– Rinse in de-ionized water and dry in N2 flow
– De-scum with O2-plasma-asher at 300 W for 2 min
– Resist harden at 120 ◦C for 10 min (cf. A.1 in figure A.1)
– Argon Sputter with IBE-tool at 500 V, 88mA, 30 ◦C tilted and rotating (cf. A.2
in figure A.1)
– Cleaning acetone/ isopropanol and dry in N2 flow
– Cleaning with O2-plasma-asher at 300 W for 2 min (cf. A.3 in figure A.1)
• Ohmic contact fabrication
– Dehydrate sample at 180 ◦C for 10 min
– Spin photo resist AZ5214 at 4000 rpm
– Solvent evaporation at 90 ◦C for 5 min
– Rehydrate > 5 min in clean room ambient
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– UV-exposure side resist with 7 mW/cm2 for 30 s
– Develop resist in AZ400K/H2O (1:4) for 2 min
– Rinse in de-ionized water and dry in N2 flow
– UV-exposure ohmic-layer with 7 mW/cm2 for 5 s
– Developing resist in AZ400K/H2O (1:4) for 50 s
– Rinse in de-ionized water and dry in N2 flow
– De-scum with O2-plasma-asher at 300 W for 2 min (cf. B.1 in figure A.1)
– Metal deposition with initial Argon-sputter: 35 nm Ti, 200 nm Al, 40 nm Ni,
100 nm Au
– Lift-off in acetone
– Cleaning acetone/ isopropanol and dry in N2 flow
– Cleaning with O2-plasma-asher at 300 W for 2 min
– RTP anneal for 30 s at 900 ◦C in N2 ambient (cf. B.2 in figure A.1)
• Gate fabrication
– Dehydrate sample at 180 ◦C for 10 min
– Spin PMMA 600K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– Spin PMMA 200K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– Spin PMMA 600K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– Metal deposition: 10 nm Cr
– E-beam exposure 180µC/cm2 with proximity correction
– Remove chrome with chrome-etch-solution
– Rinse in de-ionized water and dry in N2 flow
– Develop resist in AR-600-55 for 2.5 min
– Stop developing in isopropanol
– De-scum with O2-plasma-asher at 300 W for 2 min (cf. C.1 in figure A.1)
– HCl/H2O dip for 10 s
– Metal deposition: 25 nm Ni, 100 nm Au
– Lift-off in acetone
– Cleaning acetone/ isopropanol and dry in N2 flow
– Cleaning with O2-plasma-asher at 300 W for 2 min (cf. C.2 in figure A.1)
• Pad fabrication
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– Dehydrate sample at 180 ◦C for 10 min
– Spin photo resist AZ5214 at 4000 rpm
– Solvent evaporation at 90 ◦C for 5 min
– Rehydrate > 5 min in clean room ambient
– UV-exposure side resist with 7 mW/cm2 for 30 s
– Develop resist in AZ400K/H2O (1:4) for 2 min
– Rinse in de-ionized water and dry in N2 flow
– UV-exposure pad-layer with 7 mW/cm2 for 5 s
– Reverse bake for 90 s at 120 ◦C
– Flood exposure with 7 mW/cm2 for 15 s
– Developing resist in AZ400K/H2O (1:4) for 20 s
– Rinse in de-ionized water and dry in N2 flow
– De-scum with O2-plasma-asher at 300 W for 2 min (cf. D.1 in figure A.1)
– Metal deposition: 20 nm Cr, 400 nm Au
– Lift-off in acetone
– Cleaning acetone/ isopropanol and dry in N2 flow
– Cleaning with O2-plasma-asher at 300 W for 2 min (cf. D.2 in figure A.1)
A.4 Cr-mask T-gate process
• Marker definition
– Dehydrate sample at 180 ◦C for 10 min
– Spin PMMA 50K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– Spin PMMA 950K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– Metal deposition: 5 nm Cr
– E-beam exposure 250µC/cm2
– Remove chrome with chrome-etch-solution
– Rinse in de-ionized water and dry in N2 flow
– Develop resist in AR-600-55 for 2.0 min
– Stop developing in isopropanol
– Metal deposition: 50 nm Pt
– Lift-off in acetone
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– Cleaning acetone/ isopropanol and dry in N2 flow
• Ohmic contact fabrication
– Dehydrate sample at 180 ◦C for 10 min
– Spin PMMA 600K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– Spin PMMA 950K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– Metal deposition: 5 nm Cr
– E-beam exposure 280µC/cm2
– Remove chrome with chrome-etch-solution
– Rinse in de-ionized water and dry in N2 flow
– Develop resist in AR-600-55 for 2.5 min
– Stop developing in isopropanol
– Metal deposition with initial Argon-sputter: 35 nm Ti, 200 nm Al, 40 nm Ni,
100 nm Au
– Lift-off in acetone
– Cleaning acetone/ isopropanol and dry in N2 flow
– Cleaning with O2-plasma-asher at 300 W for 2 min
– RTP anneal for 30 s at 900 ◦C in N2 ambient
• Mesa insulation
– Dehydrate sample at 180 ◦C for 10 min
– Spin photo resist AZ5214 at 4000 rpm
– Solvent evaporation at 90 ◦C for 5 min
– Rehydrate > 5 min in clean room ambient
– UV-exposure side resist with 7 mW/cm2 for 30 s
– Develop resist in AZ400K/H2O (1:4) for 2 min
– Rinse in de-ionized water and dry in N2 flow
– UV-exposure mesa-layer with 7 mW/cm2 for 5 s
– Developing resist in AZ400K/H2O (1:4) for 50 s
– Rinse in de-ionized water and dry in N2 flow
– De-scum with O2-plasma-asher at 300 W for 2 min
– Resist harden at 120 ◦C for 10 min
– Argon Sputter with IBE-tool at 500 V, 88 mA, 30 ◦C tilted and rotating
– Cleaning acetone/ isopropanol and dry in N2 flow
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– Cleaning with O2-plasma-asher at 300 W for 2 min
• Gate foot definition
– SiN PECVD: e.g. 150 nm at 200 ◦C
– Metal deposition: 15 nm Cr
– Dehydrate sample at 180 ◦C for 10 min
– Spin PMMA 950K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– E-beam exposure 250µC/cm2 and 380µC/cm2
– Develop resist in AR-600-55 for 2.0 min
– Stop developing in isopropanol
– Descum RIE O2 plasma 5 s
– Argon Sputter with IBE-tool at 500 V, 44 mA
– RIE CHF3 plasma 100 W
– RIE CF4/O2 plasma 15 W
• Gate Head definition
– Dehydrate sample at 180 ◦C for 10 min
– Spin PMMA 50K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– Spin PMMA 600K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– Spin PMMA 950K at 6000 rpm
– Solvent evaporation at 180 ◦C for 10 min
– E-beam exposure 280µC/cm2 and 400µC/cm2
– Develop resist in AR-600-55 for 2.5 min
– Stop developing in isopropanol
– Descum RIE O2 plasma 5 s
– HCl/H2O dip 15 s
– Metal deposition: 25 nm Ni, 375 nm Au
– Lift-off in acetone
– Cleaning acetone/ isopropanol and dry in N2 flow
– Cleaning with O2-plasma-asher at 300 W for 10 min
– Remove residual chrome-mask with chrome-etch-solution
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A.5 RF-gains for various values of small-signal equivalent circuit elements
The values of the small signal equivalent circuit are as follows: W = 0.050 mm, gm =
369.8 mS/mm, Rs = 0.42 Ω·mm, Rd = 0.57 Ω·mm, Rg = 0.23 Ω·mm, Ri = 0.045 Ω·mm,
1/gd = 95.7Ω·mm, Cgs = 740.8 fF/mm, Cgd = 42.6 fF/mm. Elements of the small-signal
equivalent circuit as depicted in figure 3.9 which are not given are assumed to be zero in
this analysis. Figures A.2, A.2, A.3, A.4, A.5, A.6, A.7, A.8, A.9, A.10 show the results.
A.6 Modeled RF-gains Gamma- and T-gate
Figure A.11 shows the calculated RF-gains on the basis Γ-gate and T-gate of the discussed
models.
A.7 Maximum current-gain cut-off frequency
One of the highest measured current-gain cut-off frequencies of this work is about 86 GHz.
It was achieved by devices with 2 × 220µm gate width and a gate length LG of about
90 nm. The source-drain spacing was about 1.5µm and the devices were passivated with
SiN. Figures A.12 and A.13 show the corresponding input and the output characteristic,
respectively.
Figure A.14 shows typical RF-data. While the device achieves an fT of 86 GHz a much
lower fmax of 32 GHz is achieved. The origin of the much lower fmax is caused by a high
Rg and a high drain transconductance gd. A technique to increase Rg while maintaining a
short LG is the application of T-gates. A method to increase gd while maintaining a short
LG is recessing the barrier layer under the gate. Motivated by the example of this section
both approaches, T-gate processes and Recess processes, are discussed and investigated in
this work.
A.8 SEM picture of gamma-gate
Figure A.15 shows a SEM picture characterized in this work.
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PMMA
AZ5214
ohmic metalization
gate/ pad/ metalization
Figure A.1: Schematic illustration of the standard HEMT process. Only one ohmic contact
of the gate-symmetric structure is depicted to avoid the illustration of redundant
information.
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Figure A.2: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements with varying Rg.
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Figure A.3: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements with varying Rs.
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Figure A.4: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements with varying Rd.
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Figure A.5: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements with varying gd.
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Figure A.6: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements with varying Cgd.
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Figure A.7: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements with varying Cgs.
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Figure A.8: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements with varying gm.
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Figure A.9: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements with varying Ri.
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Figure A.10: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements with varying W .
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Figure A.11: RF-gains calculated on the basis of the values for the small-signal equivalent circuit
elements, a) Γ-gate, b) T-gate.
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Figure A.12: Input characteristic of a 2 ×
220µm HEMT with LG of
about 90 nm. VDS = 5 V
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Figure A.13: Output characteristic of a 2 ×
220µm HEMT with LG of
about 90 nm.
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Figure A.14: Measured S-parameters for VGS = −4.5 V and VDS = 8 V.
134 . Appendix
Figure A.15: SEM picture of a Γ-gate characterized in this work.
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Table B.1: List of used mathematical symbols.
See
Symbol Units
Page
Meaning
a m 14 dimension of wurtzite cell
a0 m 14 dimension of relaxed wurtzite cell
am V/
√
Ω =
√
W 32 incident wave in context of S-parameters
bn V/
√
Ω =
√
W 32 reflected wave in context of S-parameters
BVGD V 76 gate-drain breakdown voltage
BVon V 55 breakdown voltage of the on-state device
c m 14 dimension of wurtzite cell
c0 m 14 dimension of relaxed wurtzite cell
Carea F/m2 68 capacitance per unit area
Cxy Pa 14 elastic constants xy
Cdg F 28 small-signal drain-gate capacitance
CGS,ext F 26 extrinsic gate-source capacitance
Cgd F 28 small-signal gate-drain capacitance
Cgs F 28 small-signal gate-source capacitance
Cpds F 28 small-signal pad drain-source capacitance
Cpgd F 28 small-signal pad gate-drain capacitance
Cpgs F 28 small-signal pad gate-source capacitance
Csd F 28 small-signal source-drain capacitance
∆d m 20 mean distance from 2DEG to heterojunction
d m 20 thickness of the barrier layer
di m 20 thickness of the spacer layer
dSD m 78 distance between source and drain contact
dSG m 25 distance between source contact and gate
r – 8 permittivity constant
e 1.602 · 10−19 C 20 elementary charge constant
exy C/m2 14 piezoelectric constants xy
E V/m 22 electric field
E – 32 unity matrix in context of two-port theory
Ec V/m 22 critical electric field in the context of carrier velocity
Ecr V/m 8 critical electric breakdown field
Ef eV 15 Fermi-potential
Eg eV 8 band gap
f0 Hz 101 fundamental frequency of oscillation
f2 Hz 105 second harmonic frequency of oscillation
fmax Hz 31 maximum frequency of oscillation
fτ Hz 24 intrinsic transit frequency
fT Hz 31 current-gain cut-off frequency
Γ – 35 refection coefficient
γ m−1 25 propagation constant
GA – 36 available power gain
GCH S 85 channel conductance
gd S 26 drain transconductance
gm S 23 mutual transconductance
gm,ext S 23 extrinsic mutual transconductance
gm,sat S 23 mutual transconductance under saturation condition
GT – 35 transducer power gain
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Table B.1: List of used mathematical symbols (continued)
See
Symbol Units
Page
Meaning
GTU – 35 unilateral transducer power gain
GTU,max – 36 maximum unilateral transducer power gain
GU , U – 35 unilateral power gain, Masons’s U
Hmn –, Ω, S 32 H-parameter mn
H¯mn – 32 normalized H-parameter mn
ID A 22 drain current
id A 27 phasor of the small-signal drain current
ID,sat A 22 saturation drain current
ig A 27 phasor of the small-signal gate current
K – 32 Rollet’s stability factor
Lc m 25 length of ohmic contact metalization
Lcpw m 102 length of coplanar transmission line
Lf m 102 dimension of interdigital capacitor
LG m 22 gate length
LGD m 22 gate length extension at the drain side
LG,eff m 22 effective gate length
LT m 26 characteristic transfer length
µHall cm2V−1s−1 67 Hall-mobility
µn cm2V−1s−1 8 election drift mobility
ns cm−2 19 electron sheet carrier concentration
η – 24 Modulation Efficiency
PS,av W 34 available power of a source S
Pout,RF , Pout W 55 RF output power
P sp C/m2 14 vector of the spontaneous polarization
Psp C/m2 14 value of the spontaneous polarization
P pz C/m2 14 vector of the piezoelectric polarization
Ppz C/m2 14 value of the piezoelectric polarization
QCH C 24 channel carrier stored charge
QSV C 24 channel carrier moving with vsat
QGC C 24 channel carrier moving with v < vsat
QBL C 24 parasitic charge in barrier layer
Rc Ω·m 25 contact resistance
ρc Ω·m2 25 specific contact resistance
RD Ω 26 drain resistance under DC conditions
Rd Ω 30 small-signal drain resistance
Rg Ω 28 small-signal gate resistance
Ri Ω 28 small-signal channel resistance
RS Ω 25 source resistance under DC conditions
Rs Ω 30 small-signal source resistance
R Ω 25 sheet resistance
σint C/m2 15 fixed interface charge density
σsur C/m2 17 fixed surface charge density
S – 32 matrix of S-parameters
Se m 102 dimension of interdigital capacitor
Sf m 102 dimension of interdigital capacitor
Sg m 102 dimension of interdigital capacitor
Smn – 32 S-parameter mn
τ s 28 parameter of small-signal equivalent circuit
τt s 24 average electron gate transit time
T K 20 temperature
tm m 102 metalization thickness
tbarrier, tb m 41 barrier thickness
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Table B.1: List of used mathematical symbols (continued)
See
Symbol Units
Page
Meaning
Θ W K−1 m−1 8 thermal conductivity
VDS V 23 drain-source voltage
vds V 27 phasor of the small-signal drain-source voltage
v˜ds V 27 small-signal drain-source voltage
VDS,sat V 23 drain-source voltage at which ID = ID,sat
VG V 19 gate potential
VGS V 22 gate-source voltage
vgs V 27 phasor of the small-signal gate-source voltage
v˜gs V 27 small-signal gate-source voltage
vsat m/s 8 saturation velocity
vpeak m/s 20 peak velocity (under steady state)
Vth V 20 threshold voltage
W m 22 total gate width
Wf m 102 dimension of interdigital capacitor
Y¯ – 32 normalized admittance matrix
Y – 32 admittance matrix
Ymn S 32 Y-parameter mn
Z¯ – 32 normalized impedance matrix
Z – 32 impedance matrix
Z0,Z01,Z2 Ω 32 reference impedance
Zmn Ω 32 Z-parameter mn
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